JPS54134947A - Multiprocessing control system - Google Patents

Multiprocessing control system

Info

Publication number
JPS54134947A
JPS54134947A JP4297778A JP4297778A JPS54134947A JP S54134947 A JPS54134947 A JP S54134947A JP 4297778 A JP4297778 A JP 4297778A JP 4297778 A JP4297778 A JP 4297778A JP S54134947 A JPS54134947 A JP S54134947A
Authority
JP
Japan
Prior art keywords
processors
address
instruction
common
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4297778A
Other languages
Japanese (ja)
Other versions
JPS5854422B2 (en
Inventor
Shuji Kikuchi
Tadashi Iwase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP4297778A priority Critical patent/JPS5854422B2/en
Publication of JPS54134947A publication Critical patent/JPS54134947A/en
Publication of JPS5854422B2 publication Critical patent/JPS5854422B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To make it possible to refer easily to the prefix area characteristic of each processor by holding a program control instruction capable of converting addresses in a data block used by several processors in common.
CONSTITUTION: Processors 1 and 11, equipped with address converting devices 5 and 51, use memory unit 9 in common. In the memory unit, data block 111 used by respective processors in common resides, where an instruction of a machine- language level is held which attains address-convertible program state control as to the operand address of an instruction. To execute the machine language-instruction, processors 1 and 11 convert the operand addresses by the address convertion information which is supplied unconditionally to each processor at the time of system programming, so that referring to prefix areas 8 and 81 characteristic of processors 1 and 11 will become possible.
COPYRIGHT: (C)1979,JPO&Japio
JP4297778A 1978-04-12 1978-04-12 Control method for multiprocessing equipment Expired JPS5854422B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4297778A JPS5854422B2 (en) 1978-04-12 1978-04-12 Control method for multiprocessing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4297778A JPS5854422B2 (en) 1978-04-12 1978-04-12 Control method for multiprocessing equipment

Publications (2)

Publication Number Publication Date
JPS54134947A true JPS54134947A (en) 1979-10-19
JPS5854422B2 JPS5854422B2 (en) 1983-12-05

Family

ID=12651091

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4297778A Expired JPS5854422B2 (en) 1978-04-12 1978-04-12 Control method for multiprocessing equipment

Country Status (1)

Country Link
JP (1) JPS5854422B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5955565A (en) * 1982-09-24 1984-03-30 Fujitsu Ltd Multi-firmware system
JPS60176152A (en) * 1984-02-23 1985-09-10 Fujitsu Ltd Prefix area access control system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0447213Y2 (en) * 1985-08-20 1992-11-09

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5955565A (en) * 1982-09-24 1984-03-30 Fujitsu Ltd Multi-firmware system
JPH0544054B2 (en) * 1982-09-24 1993-07-05 Fujitsu Ltd
JPS60176152A (en) * 1984-02-23 1985-09-10 Fujitsu Ltd Prefix area access control system

Also Published As

Publication number Publication date
JPS5854422B2 (en) 1983-12-05

Similar Documents

Publication Publication Date Title
JPS5387640A (en) Data processing unit
JPS5436138A (en) Direct memory access system
JPS54117640A (en) Memory address designation system
JPS54134947A (en) Multiprocessing control system
JPS57203154A (en) Microcomputer
JPS54153543A (en) Interruption system between processors
JPS5534774A (en) Information processing unit
JPS53130943A (en) Microprogram control system
JPS5617441A (en) Program interruption system
JPS5591034A (en) Fault detection system
JPS5392638A (en) Information processing unit
JPS5475232A (en) Virtual memory data processing system
JPS5668878A (en) Data processor
JPS54140846A (en) Micro-diagnostic system
JPS5523555A (en) Micro cash system having resident bit
JPS5621230A (en) Character processing unit
JPS5617402A (en) Programmable sequence controller
JPS5556253A (en) Data processor
JPS54107239A (en) Program execution order control system
JPS54122060A (en) Inter-processor information transfer system
JPS57191758A (en) System for storing test program in main storage
JPS5688523A (en) Data processor
JPS5479532A (en) Array data arithmetic processing unit
JPS54153542A (en) Data processor of microprogram control type
JPS52100946A (en) Micro processor