RU2008145087A - Способ и устройство для контроля циклическим избыточным кодом - Google Patents

Способ и устройство для контроля циклическим избыточным кодом Download PDF

Info

Publication number
RU2008145087A
RU2008145087A RU2008145087/09A RU2008145087A RU2008145087A RU 2008145087 A RU2008145087 A RU 2008145087A RU 2008145087/09 A RU2008145087/09 A RU 2008145087/09A RU 2008145087 A RU2008145087 A RU 2008145087A RU 2008145087 A RU2008145087 A RU 2008145087A
Authority
RU
Russia
Prior art keywords
error detection
configurable
detection code
crc
data
Prior art date
Application number
RU2008145087/09A
Other languages
English (en)
Russian (ru)
Inventor
Сакир СЭЗЕР (GB)
Сакир СЭЗЕР
Сьяран ТОАЛ (GB)
Сьяран ТОАЛ
Original Assignee
Дзе Куинз Юниверсити Оф Белфаст (Gb)
Дзе Куинз Юниверсити Оф Белфаст
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Дзе Куинз Юниверсити Оф Белфаст (Gb), Дзе Куинз Юниверсити Оф Белфаст filed Critical Дзе Куинз Юниверсити Оф Белфаст (Gb)
Publication of RU2008145087A publication Critical patent/RU2008145087A/ru

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6575—Implementations based on combinatorial logic, e.g. Boolean circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Logic Circuits (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
RU2008145087/09A 2006-04-22 2007-04-13 Способ и устройство для контроля циклическим избыточным кодом RU2008145087A (ru)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0607976.8A GB0607976D0 (en) 2006-04-22 2006-04-22 Apparatus and method for computing an error detection code
GB0607976.8 2006-04-22

Publications (1)

Publication Number Publication Date
RU2008145087A true RU2008145087A (ru) 2010-05-27

Family

ID=36581070

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2008145087/09A RU2008145087A (ru) 2006-04-22 2007-04-13 Способ и устройство для контроля циклическим избыточным кодом

Country Status (10)

Country Link
US (1) US8321751B2 (https=)
EP (1) EP2013975B1 (https=)
JP (1) JP2009534895A (https=)
KR (1) KR20090008263A (https=)
CN (1) CN101461140A (https=)
AT (1) ATE531129T1 (https=)
GB (1) GB0607976D0 (https=)
IL (1) IL194807A0 (https=)
RU (1) RU2008145087A (https=)
WO (1) WO2007122384A1 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8161365B1 (en) * 2009-01-30 2012-04-17 Xilinx, Inc. Cyclic redundancy check generator
CN101702639B (zh) * 2009-11-23 2012-12-19 成都市华为赛门铁克科技有限公司 循环冗余校验的校验值计算方法及装置
CN101795175B (zh) * 2010-02-23 2014-03-19 中兴通讯股份有限公司 数据的校验处理方法及装置
CN101847999B (zh) * 2010-05-28 2012-10-10 清华大学 一种用循环冗余校验码进行并行校验的方法
CN102546089B (zh) * 2011-01-04 2014-07-16 中兴通讯股份有限公司 循环冗余校验crc码的实现方法及装置
CN102891685B (zh) * 2012-09-18 2018-06-22 国核自仪系统工程有限公司 基于fpga的并行循环冗余校验运算电路
CN105099466B (zh) * 2015-08-17 2018-04-17 中国航天科技集团公司第九研究院第七七一研究所 一种用于128位并行数据的crc校验矩阵生成方法
US10838799B2 (en) * 2018-08-20 2020-11-17 Micron Technology, Inc. Parallel error calculation
JP6807113B2 (ja) * 2019-06-07 2021-01-06 ソナス株式会社 通信システム、通信方法及び通信装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4712215A (en) * 1985-12-02 1987-12-08 Advanced Micro Devices, Inc. CRC calculation machine for separate calculation of checkbits for the header packet and data packet
JPH0795096A (ja) * 1993-09-20 1995-04-07 Fujitsu Ltd プログラマブル並列ｃｒｃ生成装置
JP3256517B2 (ja) * 1999-04-06 2002-02-12 インターナショナル・ビジネス・マシーンズ・コーポレーション 符号化回路、回路、パリティ生成方法及び記憶媒体
US6631488B1 (en) * 2000-06-30 2003-10-07 Agilent Technologies, Inc. Configurable error detection and correction engine that has a specialized instruction set tailored for error detection and correction tasks
US7171604B2 (en) * 2003-12-30 2007-01-30 Intel Corporation Method and apparatus for calculating cyclic redundancy check (CRC) on data using a programmable CRC engine

Also Published As

Publication number Publication date
GB0607976D0 (en) 2006-05-31
EP2013975B1 (en) 2011-10-26
ATE531129T1 (de) 2011-11-15
EP2013975A1 (en) 2009-01-14
IL194807A0 (en) 2009-09-22
JP2009534895A (ja) 2009-09-24
KR20090008263A (ko) 2009-01-21
CN101461140A (zh) 2009-06-17
WO2007122384A1 (en) 2007-11-01
US20100058154A1 (en) 2010-03-04
US8321751B2 (en) 2012-11-27

Similar Documents

Publication Publication Date Title
RU2008145087A (ru) Способ и устройство для контроля циклическим избыточным кодом
US7577055B2 (en) Error detection on programmable logic resources
JP2009534895A5 (https=)
US9122625B1 (en) Error correcting code encoder supporting multiple code rates and throughput speeds for data storage systems
JP2016504002A5 (https=)
US20130080863A1 (en) Storage device
KR20110109986A (ko) 플래시 메모리를 위한 오류 정정 메커니즘
US10929273B2 (en) Application logic, and verification method and configuration method thereof
RU2008148940A (ru) Способ и устройство кодирования с исправлением ошибок
CN102891685A (zh) 基于fpga的并行循环冗余校验运算电路
KR20180059150A (ko) 1 클럭 인코딩이 가능한 에러 정정 코드 인코더 및 에러 정정 코드 인코딩 방법과, 그리고 그 에러 정정 코드 인코더를 포함하는 메모리 컨트롤러
KR20080040706A (ko) 데이터 스트림에 주기적 덧붙임 검사(ｃｒｃ)를 수행하기위한 ｃｒｃ 생성 회로를 구성하는 방법 및 장치
US9838033B1 (en) Encoder supporting multiple code rates and code lengths
JP2023552994A (ja) プログラム可能な誤り訂正コードの符号化及び復号論理
US20190056910A1 (en) Method and system for performing division/multiplication operations in digital processors, corresponding device and computer program product
US10055282B1 (en) Method and apparatus of feeding a seed value to a processing unit to initialize cyclic redundancy checking
US10171109B2 (en) Fast encoding method and device for Reed-Solomon codes with a small number of redundancies
CN109841252A (zh) 闪存控制器和设置在闪存控制器中的编码器和编码器
Panda et al. Comparison of serial data-input CRC and parallel data-input CRC design for CRC-8 ATM HEC employing MLFSR
US20030041300A1 (en) Universal device for processing Reed-Solomon forward error-correction encoded messages
JP2010199811A (ja) 制御装置のメモリシステム
Ghosh et al. Selecting error correcting codes to minimize power in memory checker circuits
US8136009B2 (en) Circuit arrangement and method for error detection and arrangement for monitoring of a digital circuit
RU2579991C1 (ru) Самопроверяемый специализированный вычислитель систем булевых функций
RU2449347C2 (ru) Однородные регистровые среды с программируемой структурой

Legal Events

Date Code Title Description
FA93 Acknowledgement of application withdrawn (no request for examination)

Effective date: 20100414