RU1817265C - Switch for illumination lamps - Google Patents

Abstract

Use: in Christmas lights and advertising panels for lighting effects. The inventive lamp illumination switch containing a rectangular pulse generator 1, a pulse repetition rate divider 4, an input connected to the output of the generator, an n-bit register 8, a group of outputs and bits of which through the block 9 matching devices connected to the control terminals electronic switches 10, introduced the first 2 and second 3 additional switches, D-flip-flop 5, and two RS-flip-flops 6, 7. and n-bit register 8 is made in the form of a series-parallel shift register, which allows irit functionality and reduce fatigued emost nab l yuda- teley.4 yl.

Description

The invention relates to electrical engineering and can be used to control the illumination of New Year's lights or an advertising panel with the aim of obtaining a complex lighting effect of a running fire plus a reflected pyramid.

The purpose of the invention is to remedy the disadvantages, i.e. expanding functionality by obtaining two lighting effects of a running fire and a reflected pyramid combined into a single composition, and reducing the observer's fatigue or increasing the efficiency of perceiving the light pattern.

To achieve this goal, the first and second additional switches are introduced into the switch, each with a static control input, closing and opening output circuits, a D-trigger with an inverse dynamic clock input and two RS-flip-flops with direct dynamic S-inputs, n- the bit register is made in the form of a serial-parallel shift register with an R-input of zeroing and a direct dynamic clock input, with the S-input of the first RS-trigger being the switch start input, the direct output of the first RS-trigger It is connected to the D-input of the D-flip-flop, the clock input of which is connected to the output of the rectangular pulse generator, and the output is connected to the R-inputs of the first and second RS-flip-flops and the information input of the serial register code, the output of the high-order bit of the register is connected to the input of the same bit of the register and to the S-input of the second RS-flip-flop, the output of which is connected to the control inputs of the first and second additional switches and the register, the output of the low-order bit of the register through the closing output circuit of the second additional switch is connected to R- stroke zeroing register through the breaking of the switch output circuit connected to the common bus, the output of the pulse generator through the breaking SEASON

WITH

with

and

to about

SL

the driving circuit of the first additional switch is connected to the clock C-input of the register, through the closing output circuit of this switch, connected to the output of the pulse-rate divider.

Obtaining two different lighting effects is achieved by using the register first in the sequential mode of rewriting one unit from the previous category to the older one (Creeping light) and then, after reaching the high order, using its 8 parallel recording mode, shift information, thanks to one bit to etorsu junior bit f to vgrodvnpz daramidvG

Reduced Ushml Shshg YaShzschdadash

or by & да да dash а affvy й в в е е свет свет свет свет в в в в достигает достигает в достигает достигает достигает достигает достигает достигает достигает достигает достигает достигает достигает достигает достигает достигает er er er er er er er er er er er er er er er er Ierpssrs

Og "th and

dy

Michaich Sshshashtshlshg®} eipshge zshrsh

Each running fire will begin to build a pyramid. If the interval of the sequence of triggering pulses is t n + .r 2, then with the arrival of a new triggering pulse

a new running fire is present, and a constant part of the pyramid grows at the speed of a running fire.

In FIG. 1 is a functional diagram of a switch for four lamps,

and in FIG. 2 is a time diagram, according to his slave, with an interval t of follow-up of triggering pulses, more than a ruffle for observing the running ego and the ego, as well as the reflected reflection (I r 2).

In FIG. 3 Ishirazhena time diag- nostal PSMWS pS © TO perchtstatel pltm dump for f $ a.

this "aysh to

lightman

LIVE

hu), t® eshtzash

. padaoshchapz etigmuv

(ShZrtDZ,

slow ©

surrendered 1Sha1eg | te es1d ,, h®a S® g rappstr) 8

eee skrtsheo eshatz karska, Not tz "Yreshy shea® ®t torasu y" l "shpu э © & 17p" & tsh "eevt

B88 880TIMA

account vrshshhesh pshtsretgiy, and also thanks to nabshdenshy dy © L1shtalnyk sveta karta, and shredagshshshshsh in

That, her and through ft and g © Voziacht arem and the corresponding Servaiero fire and reflected pyramvdm, then when the triggering pulses follow thunder t tt + ha, the above light pattern will be observed.

When the triggering pulses follow at intervals t t, depending on the ratio of the intervals t, t of the period of the generator pulses and the bit size of the register, N number of running lights will be observed. At the same time, when the first running fire of the eldest rank is reached, mz

t "TO5RHS2TfeIQ pSPyimpSS WR 8 SHFOKSHCH ® (13 emtrshdashy yshshutashra 2, 3, each with

@ 1sht% sh r rzshsh @ sh, zammka49tafshrzradshya $ @ gaef. The parts that are included in the package, of which ш ш ш ш ш ш 8 8 8 г 01 01 01 10 10 ш тори тори,, r, rppmy fQ-т 1 1 | | и | The date of the direct inputs and the input you specify is specifically negotiated} shptsh tptrrspa, the output of which is connected to the E-input: odes D-tpwrrepa 5, the output of which is connected to the R-input of both triggers 6, 7 and to the information serial 00 the input of register 8, the group of outputs of which are sequentially connected through the block of matching devices 9 to the control pins nn-group of p-thyristors 10, each of this group 10 in series through one lamp, from the group of p-lamps 11 is connected to an alternating current main, the Qn-output of the high-order bit of register 8 is connected to the Dn-input of the high-order bit of register 8 and to the dynamic S

the input of the second trigger 7, whose output is connected to the control inputs of both electronic switches 2, 3 and register 8, each QK-OUTPUT of which is connected to its ohm input, where K takes a value from 2 to n.Qi-output of the low order bit 8 through the closing circuit of the second switch 3 is connected to the R-input of register 8, the dynamic clock C-input of which through the opening and closing circuit of the first switch 2 is connected respectively to the output and input of the divider 4, to the inverse dynamic clock C-input of the D-flip-flop 5 and to the output of the generator 1, R- the input of the register 8 through the opening circuit of the second 3 switch is connected to a common bus.

The switch operates as follows (see Fig. 1 and Fig. 2). Closing pulses with an interval of time t between adjacent pulses arrive at the device input from an external source. Depending on the ratio of this interval, by convention, between the first and second triggering pulses and the sum of the time P of the observation of traveling fire and the time TZ of observation of the reflected pyramid, three types of lighting effects can be obtained.

The time intervals T |, t 2 are determined by the expressions: Ti tm.

G2 ti K (n-2) + A,

where ti is the pulse repetition period of the generator 1;

n is the bit depth of register 8;

K is the dividing factor of the divider 4;

A is a coefficient taking two values 0 and 1, respectively, for an even and odd number of bits in register 8.

Consider the operation of the device for the case when the interval between the first and second triggering pulses is greater than the sum of the intervals TI and r 2.

Upon receipt from an external device at the input of the pulse switch, the first trigger 6 on a rising edge goes into a single state. Then, with the arrival of a negative edge at the C-input of the D-flip-flop, a single potential is written into it, which is fed to the DO-input of the sequential recording of register information 8 and to the R-outputs of both flip-flops, bringing them to the zero state.

In this case, the bullet potential from the output of the first trigger b provides a record of zero in the D-trigger 5 with the arrival of the clock edge of the pulse from the generator 1 to its C-input, and the zero potential from the output of the second trigger 7 goes to the control inputs of the register 8 and both switches 2 , 3, the transfer of the register in the mode of sequential recording of information and ensuring the operation of both 2, 3 switches. Therefore, the output of the second switch 3 to the R-input of register 8 receives a zero resolving potential, and from the output of the first switch 2 to the C-input of register 8, pulses from generator 1 are received, on a positive edge of which the information received at DO is recorded in register 8 - its input, from the output of the D-trigger 5.

Due to the fact that the D-flip-flop 5 is in the single state only during the frequency period of the generator 1, one unit is written to the low order of register 8, which will be shifted by one bit in the direction of the high order with the arrival of a positive pulse front with the generator 1, CQ-outputs of the register 8, the signals through the block of matching devices 9 are fed to the control terminals of the corresponding thyristors 10, causing them to turn on alternately under the action of the incoming unit potential. In this case, the incandescent lamps are each switched on alternately for the duration of recording a unit in one bit of the register, thereby obtaining the light effect of running fire from top to bottom.

At the time of writing the unit to the high order of register 8, the second trigger 7 will go into the single state and with its output signal will switch both electronic keys 2, 3 and put the register 8 into the mode of parallel information recording. At the same time, pulses from divider 4 with a frequency of K times smaller than the frequency of pulses from generator 1, under the influence of which the unit will be recorded in the lowest ne unit of the bit and recorded in this and other higher bits, begin to arrive at the clock input of register 8 the inclusion of the corresponding thyristors 10 and lamps 11. Visually, the light effect will be perceived as the transformation, after hitting the senior discharge, of the light ball into a pyramid growing upward (reflected) at a speed a K times less than the speed of a traveling fire.

When the unit reaches the low order of register 8, the unit potential from its output through the second electronic switch 3 will go to the R-input of register 8 and will reset it, resetting the switch to its original state.

If the second triggering pulse arrives at the input of the device after time t P + TZ, the device will work just like from the first triggering pulse.

If the second triggering pulse arrives (see Fig. 3) at the input of the device after a time t satisfying the condition r 1 t TI + та, then in the time interval t the device will work as described in the first case. Then, under the action of the second triggering pulse, the register 8 again, as described above, will switch to the sequential recording mode of information. In this case, 1 will be written in the first bit, and in the remaining bits, the information will shift by one bit in the direction of the highest bit (to the right). With each pulse arriving at the clock C-input of register 8, the information contained in it will be shifted one bit to the right until one is written to the high-order bit of register 8 again. Further, the switch will work from this moment in the same way as in the first case at t rm + t2. The light effect will be perceived as a running fire with a speed of V, then building a reflected pyramid with a speed of -yy, again

the appearance of running fire and the simultaneous destruction (decrease) in the reverse sequence of an unfinished pyramid with a speed V of running fire. If the second triggering pulse arrives (see Fig. 4) at the input of the device after time t p, the switch will operate in the same way as in the first case, except that one unit is written to register 8 from each input pulse. When the first unit of the high order of register 8 is reached, from each unit to the side of the lower order with a frequency - will be

units are added until a unit in the low order is displayed, as in the first case, a switch to the initial state. In this case, the light effect will be perceived as two separate traveling fires with speed V, when the first fire reaches the highest level, the construction of each fire reflected

V pyramids with speed -t until

the upper fire does not reach the lowest order.

The present invention makes it possible to obtain a new complex lighting effect, which varies both in the logic of illumination and in the rate of change of light patterns.

Additionally, to obtain new light; e effects and reduce the observer's fatigue, that is, it is possible to increase the efficiency of perceiving the light picture by using an external triggering generator that sends input pulses

at random intervals, coverage-. Switching the entire range of the switches from t TI to t Ti + t 2. At the same time, it should be noted that the higher the resolution of register 8, the more interesting the light looks

0 picture.

Claims (1)

SUMMARY OF THE INVENTION Illuminator lamp switch, comprising a square-wave pulse generator, a repetition rate divider 5 pulses, an input connected to the output of the generator, an n-bit register, a group of outputs of which bits through a block of matching devices is connected to the control terminals and electronic switches equipped with terminals for connecting switches to the power supply circuit of the illumination lamps from the network, and the output everyone. the register bit, with the exception of the low order bit, is connected to the input of the previous 5 bits of the register, characterized in that, in order to expand the functionality and reduce the fatigue of observers, the first and second additional switches are introduced into the switch 0 each with a static control input, closing and opening output circuits, a D-trigger with an inverse dynamic clock input and two RS-triggers with direct dynamic S-BXQ5 dams, the p-bit register is made in the form of a series-parallel shift register with The R-input is zero and the direct dynamic clock input, the S-input of the first RS-trigger is 0 with the input of the start of the switch, the direct output of the first RS-trigger is connected to the O-input of the O-trigger, the clock input of which is connected to the output of the rectangular generatormpulsov, and output - with R-inputs 5 of the first and second RS-flip-flops and the information input of the serial register code, the output of the high-order bit of the register is connected to the input of the same bit of the register and to the S-input of the second RS-flip-flop, output 0 which is connected to the control inputs of the first and second additional switches and register, the low-order output of the register through the closing output circuit of the second additional switch 5 is connected to the R-input of zeroing the register, through the opening output circuit of this switch connected to a common bus, the output of the pulse generator through the opening output circuit of the first additional switch is connected to the clock With the input of the register, through the closing splitter of the repetition rate, the output circuit of this switch is from pulses. and $; /%; ylUI tf $ M / i S "ЈЗГ. 0 it FIG.