PL100121B1 - Uklad wybierania adresu dla pamieci wewnetrznej w systemie przetwarzania danych - Google Patents

Uklad wybierania adresu dla pamieci wewnetrznej w systemie przetwarzania danych Download PDF

Info

Publication number
PL100121B1
PL100121B1 PL16417773A PL16417773A PL100121B1 PL 100121 B1 PL100121 B1 PL 100121B1 PL 16417773 A PL16417773 A PL 16417773A PL 16417773 A PL16417773 A PL 16417773A PL 100121 B1 PL100121 B1 PL 100121B1
Authority
PL
Poland
Prior art keywords
address
memory
virtual
internal memory
addresses
Prior art date
Application number
PL16417773A
Other languages
English (en)
Polish (pl)
Original Assignee
Lawrence Edward Larson
Warren John Kelley
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lawrence Edward Larson, Warren John Kelley filed Critical Lawrence Edward Larson
Publication of PL100121B1 publication Critical patent/PL100121B1/pl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
PL16417773A 1972-07-21 1973-07-19 Uklad wybierania adresu dla pamieci wewnetrznej w systemie przetwarzania danych PL100121B1 (pl)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US27404072A 1972-07-21 1972-07-21

Publications (1)

Publication Number Publication Date
PL100121B1 true PL100121B1 (pl) 1978-09-30

Family

ID=23046519

Family Applications (1)

Application Number Title Priority Date Filing Date
PL16417773A PL100121B1 (pl) 1972-07-21 1973-07-19 Uklad wybierania adresu dla pamieci wewnetrznej w systemie przetwarzania danych

Country Status (19)

Country Link
JP (1) JPS5444175B2 (enEXAMPLES)
AR (1) AR204699A1 (enEXAMPLES)
AU (1) AU472173B2 (enEXAMPLES)
BG (1) BG28079A3 (enEXAMPLES)
BR (1) BR7305500D0 (enEXAMPLES)
CA (1) CA985789A (enEXAMPLES)
CH (1) CH550437A (enEXAMPLES)
DD (1) DD106911A5 (enEXAMPLES)
DE (1) DE2331394B1 (enEXAMPLES)
ES (1) ES416400A1 (enEXAMPLES)
FR (1) FR2194328A5 (enEXAMPLES)
GB (1) GB1429850A (enEXAMPLES)
HU (1) HU170278B (enEXAMPLES)
IT (1) IT1003084B (enEXAMPLES)
NL (1) NL7309695A (enEXAMPLES)
PL (1) PL100121B1 (enEXAMPLES)
RO (1) RO72464A (enEXAMPLES)
SU (1) SU784814A3 (enEXAMPLES)
YU (1) YU35688B (enEXAMPLES)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5171648A (enEXAMPLES) * 1974-12-18 1976-06-21 Panafacom Ltd
JPS5275931A (en) * 1975-12-22 1977-06-25 Oki Electric Ind Co Ltd Memory address extension mechanism for information processing unit
JPS5821305B2 (ja) * 1976-05-31 1983-04-28 横河電機株式会社 計算機
JPS5821307B2 (ja) * 1976-09-14 1983-04-28 横河電機株式会社 アドレス変換機能を持つたデ−タ処理装置
JPS5821306B2 (ja) * 1976-09-14 1983-04-28 横河電機株式会社 アドレス変換機能を持つたデ−タ処理装置
JPS5435637A (en) * 1977-08-25 1979-03-15 Toshiba Corp Address conversion system
JPS5435638A (en) * 1977-08-25 1979-03-15 Toshiba Corp Address converter
DE2842288A1 (de) * 1978-09-28 1980-04-17 Siemens Ag Datentransferschalter mit assoziativer adressauswahl in einem virtuellen speicher

Also Published As

Publication number Publication date
JPS5444175B2 (enEXAMPLES) 1979-12-24
GB1429850A (en) 1976-03-31
HU170278B (enEXAMPLES) 1977-05-28
DE2331394A1 (enEXAMPLES) 1974-01-10
AU472173B2 (en) 1976-05-20
SU784814A3 (ru) 1980-11-30
DE2331394B1 (de) 1974-01-10
BR7305500D0 (pt) 1974-08-22
FR2194328A5 (enEXAMPLES) 1974-02-22
AR204699A1 (es) 1976-02-27
CH550437A (de) 1974-06-14
JPS4953338A (enEXAMPLES) 1974-05-23
AU5730773A (en) 1975-01-09
IT1003084B (it) 1976-06-10
YU35688B (en) 1981-04-30
ES416400A1 (es) 1976-02-16
BG28079A3 (en) 1980-02-25
CA985789A (en) 1976-03-16
YU177573A (en) 1980-10-31
RO72464A (ro) 1981-06-26
NL7309695A (enEXAMPLES) 1974-01-23
DD106911A5 (enEXAMPLES) 1974-07-05

Similar Documents

Publication Publication Date Title
US3693165A (en) Parallel addressing of a storage hierarchy in a data processing system using virtual addressing
US5778429A (en) Parallel processor system including a cache memory subsystem that has independently addressable local and remote data areas
US4571676A (en) Memory module selection and reconfiguration apparatus in a data processing system
US5119481A (en) Register bus multiprocessor system with shift
US4769771A (en) Multiprocessor system comprising a plurality of data processors which are interconnected by a communication network
US5590301A (en) Address transformation in a cluster computer system
US4648035A (en) Address conversion unit for multiprocessor system
US4386402A (en) Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack
US6032246A (en) Bit-slice processing unit having M CPU's reading an N-bit width data element stored bit-sliced across M memories
US4234934A (en) Apparatus for scaling memory addresses
US5129075A (en) Data processor with on-chip logical addressing and off-chip physical addressing
GB2107092A (en) Data processing systems
US3526878A (en) Digital computer system
EP0116591A1 (en) MULTIPROCESSOR SYSTEM FOR HANDLING CALLS BETWEEN PROCESSORS.
EP0031840A4 (en) MEMORY SYSTEM.
US4254463A (en) Data processing system with address translation
US4513369A (en) Information processing system
PL100121B1 (pl) Uklad wybierania adresu dla pamieci wewnetrznej w systemie przetwarzania danych
US4949243A (en) Data processing system intended for the execution of programs in the form of search trees, so-called or parallel execution
US4307448A (en) Method and a circuit arrangement for expanding the addressing capacity of a central unit, in particular of a microprocessor
US3475732A (en) Means for activating a certain instruction out of a plurality of instructions stored in the instruction memory of a computer
US4338662A (en) Microinstruction processing unit responsive to interruption priority order
US4646230A (en) Data transfer control system
DE3687822T2 (de) Vektorverarbeitungssystem.
EP0077619A1 (en) Data-packet driven digital computer