NO20071133L - Minne-effektiv LDPC-dekoding - Google Patents
Minne-effektiv LDPC-dekodingInfo
- Publication number
- NO20071133L NO20071133L NO20071133A NO20071133A NO20071133L NO 20071133 L NO20071133 L NO 20071133L NO 20071133 A NO20071133 A NO 20071133A NO 20071133 A NO20071133 A NO 20071133A NO 20071133 L NO20071133 L NO 20071133L
- Authority
- NO
- Norway
- Prior art keywords
- check node
- messages
- variable
- check
- node
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
- H03M13/1114—Merged schedule message passing algorithm with storage of sums of check-to-bit node messages or sums of bit-to-check node messages, e.g. in order to increase the memory efficiency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
- H03M13/1117—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
- H03M13/1117—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule
- H03M13/1122—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule storing only the first and second minimum values per check node
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/909,753 US7127659B2 (en) | 2004-08-02 | 2004-08-02 | Memory efficient LDPC decoding methods and apparatus |
PCT/US2005/027526 WO2006017555A2 (en) | 2004-08-02 | 2005-08-01 | Memory efficient ldpc decoding methods and apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
NO20071133L true NO20071133L (no) | 2007-05-02 |
Family
ID=35733811
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO20071133A NO20071133L (no) | 2004-08-02 | 2007-02-28 | Minne-effektiv LDPC-dekoding |
Country Status (11)
Country | Link |
---|---|
US (2) | US7127659B2 (ja) |
EP (2) | EP1782541A4 (ja) |
JP (1) | JP4567734B2 (ja) |
KR (1) | KR100888096B1 (ja) |
CN (1) | CN101044688B (ja) |
AU (1) | AU2005271540A1 (ja) |
CA (1) | CA2575953C (ja) |
NO (1) | NO20071133L (ja) |
UA (1) | UA86987C2 (ja) |
WO (1) | WO2006017555A2 (ja) |
ZA (1) | ZA200701825B (ja) |
Families Citing this family (83)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4138700B2 (ja) * | 2004-05-31 | 2008-08-27 | 株式会社東芝 | 復号装置および復号回路 |
US7617432B2 (en) * | 2004-11-10 | 2009-11-10 | Qualcomm Incorporated | Hierarchical design and layout optimizations for high throughput parallel LDPC decoders |
US7594154B2 (en) * | 2004-11-17 | 2009-09-22 | Ramakrishna Vedantham | Encoding and decoding modules with forward error correction |
US7441178B2 (en) * | 2005-02-24 | 2008-10-21 | Keyeye Communications | Low complexity decoding of low density parity check codes |
TWI291290B (en) * | 2005-04-21 | 2007-12-11 | Univ Nat Chiao Tung | Method for updating check-node of low-density parity-check (LDPC) codes decoder and device using the same |
US7571372B1 (en) | 2005-06-23 | 2009-08-04 | Marvell International Ltd. | Methods and algorithms for joint channel-code decoding of linear block codes |
US7761768B2 (en) * | 2005-06-24 | 2010-07-20 | Intel Corporation | Techniques for reconfigurable decoder for a wireless system |
US7818649B1 (en) * | 2005-11-30 | 2010-10-19 | Aquantia Corporation | Efficient message passing scheme of iterative error correcting decoders |
US7509528B2 (en) * | 2006-03-10 | 2009-03-24 | Alcatel Lucent | Transaction bundling for improved redundancy |
US20070245217A1 (en) * | 2006-03-28 | 2007-10-18 | Stmicroelectronics S.R.L. | Low-density parity check decoding |
EP1841073A1 (en) * | 2006-03-29 | 2007-10-03 | STMicroelectronics N.V. | Fast convergence LDPC decoding using BCJR algorithm at the check nodes |
US8028216B1 (en) | 2006-06-02 | 2011-09-27 | Marvell International Ltd. | Embedded parity coding for data storage |
US7644339B2 (en) | 2006-10-02 | 2010-01-05 | Broadcom Corporation | Overlapping sub-matrix based LDPC (low density parity check) decoder |
US8588126B2 (en) | 2006-11-08 | 2013-11-19 | Trellisware Technologies, Inc. | Methods and apparatus for network communication via barrage relay onto an independent medium allocation |
US8457005B2 (en) | 2006-11-08 | 2013-06-04 | Trellisware Technologies, Inc. | Method and system for establishing cooperative routing in wireless networks |
WO2008069567A1 (en) * | 2006-12-05 | 2008-06-12 | Electronics And Telecommunications Research Institute | Apparatus and method for updating check node of low-density parity check codes |
KR100864838B1 (ko) * | 2006-12-05 | 2008-10-23 | 한국전자통신연구원 | 저밀도 패리티 검사 부호의 검사노드를 갱신하는 방법 및장치 |
US8504890B2 (en) * | 2006-12-17 | 2013-08-06 | Ramot At Tel Aviv University Ltd. | Scheduling for LDPC decoding |
KR100938068B1 (ko) * | 2007-01-30 | 2010-01-21 | 삼성전자주식회사 | 통신 시스템에서 신호 수신 장치 및 방법 |
KR100919779B1 (ko) * | 2007-03-06 | 2009-10-01 | 재단법인서울대학교산학협력재단 | 저밀도 패리티 검사 부호를 위한 복호화기 및 복호화 방법 |
TW200838160A (en) * | 2007-03-09 | 2008-09-16 | Univ Nat Chiao Tung | Cyclic comparison method of low density parity check decoder |
US8418023B2 (en) | 2007-05-01 | 2013-04-09 | The Texas A&M University System | Low density parity check decoder for irregular LDPC codes |
US8151171B2 (en) * | 2007-05-07 | 2012-04-03 | Broadcom Corporation | Operational parameter adaptable LDPC (low density parity check) decoder |
US20090013239A1 (en) * | 2007-07-02 | 2009-01-08 | Broadcom Corporation | LDPC (Low Density Parity Check) decoder employing distributed check and/or variable node architecture |
CN101106381B (zh) * | 2007-08-09 | 2010-04-07 | 上海交通大学 | 分层的低密度校验码译码器及译码处理方法 |
US8181083B2 (en) * | 2007-08-27 | 2012-05-15 | Stmicroelectronics S.R.L. | Methods and architectures for layered decoding of LDPC codes with minimum latency |
US8576946B2 (en) * | 2007-10-19 | 2013-11-05 | Trellisware Technologies, Inc. | Method and system for cooperative communications with minimal coordination |
US8181081B1 (en) | 2007-11-30 | 2012-05-15 | Marvell International Ltd. | System and method for decoding correlated data |
CN101188426B (zh) * | 2007-12-05 | 2011-06-22 | 深圳国微技术有限公司 | 用于对准循环结构的ldpc码进行并行处理的译码器及方法 |
US8005990B2 (en) * | 2008-02-29 | 2011-08-23 | Newport Media, Inc. | Efficient decoding of mobile multimedia multicast system non real-time service files |
US8156409B2 (en) * | 2008-02-29 | 2012-04-10 | Seagate Technology Llc | Selectively applied hybrid min-sum approximation for constraint node updates of LDPC decoders |
CN101854178B (zh) * | 2009-04-01 | 2013-01-30 | 中国科学院微电子研究所 | 一种低功耗的ldpc译码器 |
CN101562456B (zh) * | 2009-06-03 | 2012-08-22 | 华北电力大学(保定) | 基于低密度奇偶校验码译码软信息的码辅助帧同步方法 |
US8516351B2 (en) * | 2009-07-21 | 2013-08-20 | Ramot At Tel Aviv University Ltd. | Compact decoding of punctured block codes |
US8375278B2 (en) * | 2009-07-21 | 2013-02-12 | Ramot At Tel Aviv University Ltd. | Compact decoding of punctured block codes |
US9397699B2 (en) * | 2009-07-21 | 2016-07-19 | Ramot At Tel Aviv University Ltd. | Compact decoding of punctured codes |
US8516352B2 (en) * | 2009-07-21 | 2013-08-20 | Ramot At Tel Aviv University Ltd. | Compact decoding of punctured block codes |
US9032067B2 (en) * | 2010-03-12 | 2015-05-12 | Fujitsu Limited | Determining differences in an event-driven application accessed in different client-tier environments |
KR20110124659A (ko) | 2010-05-11 | 2011-11-17 | 삼성전자주식회사 | 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 계층적 복호 장치 및 방법 |
CN101944993A (zh) * | 2010-09-29 | 2011-01-12 | 北京邮电大学 | 基于ldpc码的加密方案中移位矩阵生成方法 |
US8880588B2 (en) | 2010-10-29 | 2014-11-04 | Fujitsu Limited | Technique for stateless distributed parallel crawling of interactive client-server applications |
US9400962B2 (en) | 2010-10-29 | 2016-07-26 | Fujitsu Limited | Architecture for distributed, parallel crawling of interactive client-server applications |
US8832065B2 (en) | 2010-10-29 | 2014-09-09 | Fujitsu Limited | Technique for coordinating the distributed, parallel crawling of interactive client-server applications |
US9208054B2 (en) | 2011-02-14 | 2015-12-08 | Fujitsu Limited | Web service for automated cross-browser compatibility checking of web applications |
US8879640B2 (en) | 2011-02-15 | 2014-11-04 | Hong Kong Applied Science and Technology Research Institute Company Limited | Memory efficient implementation of LDPC decoder |
US9143166B1 (en) * | 2011-03-23 | 2015-09-22 | Sk Hynix Memory Solutions Inc. | Adaptive scheduling of turbo equalization based on a metric |
US8843812B1 (en) | 2011-03-23 | 2014-09-23 | Sk Hynix Memory Solutions Inc. | Buffer management in a turbo equalization system |
KR101922990B1 (ko) * | 2011-11-11 | 2018-11-28 | 삼성전자주식회사 | 멀티미디어 통신 시스템에서 준순환 저밀도 패리티 검사 부호 송/수신 장치 및 방법 |
US8879428B2 (en) * | 2011-12-01 | 2014-11-04 | Telefonaktiebolaget L M Ericsson (Publ) | Systems and method for graph-based distributed parameter coordination in a communication network |
US8989050B2 (en) * | 2011-12-01 | 2015-03-24 | Telefonaktiebolaget L M Ericsson (Publ) | Graph-based distributed coordination methods for wireless communication networks |
US8954820B2 (en) * | 2012-02-10 | 2015-02-10 | Stec, Inc. | Reduced complexity non-binary LDPC decoding algorithm |
US8880951B2 (en) | 2012-04-06 | 2014-11-04 | Fujitsu Limited | Detection of dead widgets in software applications |
KR101926608B1 (ko) * | 2012-08-27 | 2018-12-07 | 삼성전자 주식회사 | 경 판정 디코딩 방법 및 이를 이용한 저밀도 패리티 체크 디코더 |
US8972834B2 (en) | 2012-08-28 | 2015-03-03 | Hughes Network Systems, Llc | System and method for communicating with low density parity check codes |
US20140082449A1 (en) * | 2012-09-18 | 2014-03-20 | Fan Zhang | LDPC Decoder With Variable Node Hardening |
CN102970047B (zh) * | 2012-12-01 | 2016-02-24 | 电子科技大学 | 基于平均幅度的ldpc码加权梯度下降比特翻转译码算法 |
RU2522299C1 (ru) * | 2013-01-11 | 2014-07-10 | Государственное казенное образовательное учреждение высшего профессионального образования Академия Федеральной службы охраны Российской Федерации (Академия ФСО России) | Способ и устройство помехоустойчивого декодирования сигналов, полученных с использованием кода проверки на четность с низкой плотностью |
US8930789B1 (en) * | 2013-01-23 | 2015-01-06 | Viasat, Inc. | High-speed LDPC decoder |
US9094132B1 (en) | 2013-01-23 | 2015-07-28 | Viasat, Inc. | High data rate optical transport network using 8-PSK |
US9379738B2 (en) * | 2013-03-13 | 2016-06-28 | Marvell World Trade Ltd. | Systems and methods for decoding using partial reliability information |
KR101698875B1 (ko) | 2013-03-14 | 2017-01-24 | 한국전자통신연구원 | Ldpc 부호의 복호 방법 및 장치 |
US9513989B2 (en) * | 2013-03-26 | 2016-12-06 | Seagate Technology Llc | Priori information based post-processing in low-density parity-check code decoders |
RU2546070C1 (ru) * | 2013-11-12 | 2015-04-10 | Открытое акционерное общество "Калужский научно-исследовательский институт телемеханических устройств" | Способ мягкого декодирования помехоустойчивого кода |
US9743397B2 (en) | 2013-11-14 | 2017-08-22 | Telefonaktiebolaget L M Ericsson (Publ) | Reduced-size message pass in factor graphs for wireless communications networks |
US10103750B2 (en) | 2013-12-09 | 2018-10-16 | Mitsubishi Electric Corporation | Error correction decoding apparatus |
TWI551058B (zh) * | 2014-05-09 | 2016-09-21 | 衡宇科技股份有限公司 | 最小-總和演算法之低密度奇偶校驗碼解碼器及其解碼方法 |
US9391647B2 (en) * | 2014-07-18 | 2016-07-12 | Storart Technology Co., Ltd. | Decoder and decoding method thereof for min-sum algorithm low density parity-check code |
KR102189440B1 (ko) | 2014-08-25 | 2020-12-14 | 삼성전자주식회사 | 에러 정정 디코더를 포함하는 스토리지 장치 및 에러 정정 디코더의 동작 방법 |
US20160182083A1 (en) * | 2014-12-23 | 2016-06-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and Methods for Decoder Scheduling With Overlap and/or Switch Limiting |
US9590657B2 (en) | 2015-02-06 | 2017-03-07 | Alcatel-Lucent Usa Inc. | Low power low-density parity-check decoding |
US9935654B2 (en) * | 2015-02-06 | 2018-04-03 | Alcatel-Lucent Usa Inc. | Low power low-density parity-check decoding |
CN104852746B (zh) * | 2015-05-27 | 2017-11-03 | 北京邮电大学 | Ldpc码的译码器和译码方法 |
KR102027354B1 (ko) | 2015-10-13 | 2019-11-04 | 후아웨이 테크놀러지 컴퍼니 리미티드 | 디코딩 장치 및 방법과 신호 전송 시스템 |
US10784901B2 (en) | 2015-11-12 | 2020-09-22 | Qualcomm Incorporated | Puncturing for structured low density parity check (LDPC) codes |
KR102626162B1 (ko) * | 2016-06-14 | 2024-01-18 | 삼성전자주식회사 | 연산 복잡도를 감소시킬 수 있는 디코더의 동작 방법과 이를 포함하는 데이터 저장 장치의 동작 방법 |
US10291354B2 (en) | 2016-06-14 | 2019-05-14 | Qualcomm Incorporated | High performance, flexible, and compact low-density parity-check (LDPC) code |
WO2018084735A1 (en) * | 2016-11-03 | 2018-05-11 | Huawei Technologies Co., Ltd. | Efficiently decodable qc-ldpc code |
US10340949B2 (en) | 2017-02-06 | 2019-07-02 | Qualcomm Incorporated | Multiple low density parity check (LDPC) base graph design |
US10312939B2 (en) | 2017-06-10 | 2019-06-04 | Qualcomm Incorporated | Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code |
TWI657669B (zh) * | 2017-11-28 | 2019-04-21 | 財團法人資訊工業策進會 | 低密度奇偶檢查碼解碼器及其解碼方法 |
JP7558186B2 (ja) * | 2018-12-03 | 2024-09-30 | ユニベルシテ ドゥ ブルターニュ シュド | 少なくとも2つの制約ノードで構成される符号を復号するための反復復号器 |
US20210042650A1 (en) | 2019-08-06 | 2021-02-11 | Microsoft Technology Licensing, Llc | Pipelined hardware decoder for quantum computing devices |
CN110535476B (zh) * | 2019-09-30 | 2023-06-06 | 深圳忆联信息系统有限公司 | Ldpc软译码器软信息存储优化方法、装置、计算机设备及存储介质 |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3542756A (en) | 1968-02-07 | 1970-11-24 | Codex Corp | Error correcting |
US3665396A (en) | 1968-10-11 | 1972-05-23 | Codex Corp | Sequential decoding |
US4295218A (en) | 1979-06-25 | 1981-10-13 | Regents Of The University Of California | Error-correcting coding system |
EP0143326B1 (en) * | 1983-10-25 | 1990-10-03 | Nissan Motor Co., Ltd. | Cooling system for automotive engine or the like |
US5293489A (en) | 1985-01-24 | 1994-03-08 | Nec Corporation | Circuit arrangement capable of centralizing control of a switching network |
US5271042A (en) | 1989-10-13 | 1993-12-14 | Motorola, Inc. | Soft decision decoding with channel equalization |
US5157671A (en) | 1990-05-29 | 1992-10-20 | Space Systems/Loral, Inc. | Semi-systolic architecture for decoding error-correcting codes |
US5313609A (en) | 1991-05-23 | 1994-05-17 | International Business Machines Corporation | Optimum write-back strategy for directory-based cache coherence protocols |
US5396518A (en) | 1993-05-05 | 1995-03-07 | Gi Corporation | Apparatus and method for communicating digital data using trellis coding with punctured convolutional codes |
US5457704A (en) | 1993-05-21 | 1995-10-10 | At&T Ipm Corp. | Post processing method and apparatus for symbol reliability generation |
US5526501A (en) | 1993-08-12 | 1996-06-11 | Hughes Aircraft Company | Variable accuracy indirect addressing scheme for SIMD multi-processors and apparatus implementing same |
US5615298A (en) | 1994-03-14 | 1997-03-25 | Lucent Technologies Inc. | Excitation signal synthesis during frame erasure or packet loss |
US5860085A (en) | 1994-08-01 | 1999-01-12 | Cypress Semiconductor Corporation | Instruction set for a content addressable memory array with read/write circuits and an interface register logic block |
US5671221A (en) | 1995-06-14 | 1997-09-23 | Sharp Microelectronics Technology, Inc. | Receiving method and apparatus for use in a spread-spectrum communication system |
US5867538A (en) | 1995-08-15 | 1999-02-02 | Hughes Electronics Corporation | Computational simplified detection of digitally modulated radio signals providing a detection of probability for each symbol |
US5968198A (en) | 1996-08-16 | 1999-10-19 | Ericsson, Inc. | Decoder utilizing soft information output to minimize error rates |
US5935943A (en) * | 1996-09-11 | 1999-08-10 | Sankyo Company, Limited | Insecticidal composition |
US5892962A (en) | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
US5909572A (en) | 1996-12-02 | 1999-06-01 | Compaq Computer Corp. | System and method for conditionally moving an operand from a source register to a destination register |
US6438180B1 (en) | 1997-05-09 | 2002-08-20 | Carnegie Mellon University | Soft and hard sequence detection in ISI memory channels |
GB2326253A (en) | 1997-06-10 | 1998-12-16 | Advanced Risc Mach Ltd | Coprocessor data access control |
US5933650A (en) | 1997-10-09 | 1999-08-03 | Mips Technologies, Inc. | Alignment and ordering of vector elements for single instruction multiple data processing |
US5864703A (en) | 1997-10-09 | 1999-01-26 | Mips Technologies, Inc. | Method for providing extended precision in SIMD vector arithmetic operations |
US6195777B1 (en) | 1997-11-06 | 2001-02-27 | Compaq Computer Corporation | Loss resilient code with double heavy tailed series of redundant layers |
US6073250A (en) | 1997-11-06 | 2000-06-06 | Luby; Michael G. | Loss resilient decoding technique |
US6339834B1 (en) | 1998-05-28 | 2002-01-15 | Her Majesty The Queen In Right Of Canada, As Represented By The Minister Of Industry Through The Communication Research Centre | Interleaving with golden section increments |
EP1118159B1 (en) | 1998-09-28 | 2004-07-07 | Comtech Telecommunications Corp. | Turbo product code decoder |
US6247158B1 (en) | 1998-11-30 | 2001-06-12 | Itt Manufacturing Enterprises, Inc. | Digital broadcasting system and method |
US6397240B1 (en) | 1999-02-18 | 2002-05-28 | Agere Systems Guardian Corp. | Programmable accelerator for a programmable processor system |
US6473010B1 (en) | 2000-04-04 | 2002-10-29 | Marvell International, Ltd. | Method and apparatus for determining error correction code failure rate for iterative decoding algorithms |
US6539367B1 (en) * | 2000-05-26 | 2003-03-25 | Agere Systems Inc. | Methods and apparatus for decoding of general codes on probability dependency graphs |
JP4389373B2 (ja) * | 2000-10-11 | 2009-12-24 | ソニー株式会社 | 2元巡回符号を反復型復号するための復号器 |
US6754804B1 (en) | 2000-12-29 | 2004-06-22 | Mips Technologies, Inc. | Coprocessor interface transferring multiple instructions simultaneously along with issue path designation and/or issue order designation for the instructions |
US6731700B1 (en) | 2001-01-04 | 2004-05-04 | Comsys Communication & Signal Processing Ltd. | Soft decision output generator |
US6633856B2 (en) * | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
US6938196B2 (en) * | 2001-06-15 | 2005-08-30 | Flarion Technologies, Inc. | Node processors for use in parity check decoders |
US6842872B2 (en) * | 2001-10-01 | 2005-01-11 | Mitsubishi Electric Research Laboratories, Inc. | Evaluating and optimizing error-correcting codes using projective analysis |
US6718504B1 (en) | 2002-06-05 | 2004-04-06 | Arc International | Method and apparatus for implementing a data processor adapted for turbo decoding |
US7178080B2 (en) | 2002-08-15 | 2007-02-13 | Texas Instruments Incorporated | Hardware-efficient low density parity check code for digital communications |
JP4062435B2 (ja) * | 2002-12-03 | 2008-03-19 | 日本電気株式会社 | 誤り訂正符号復号装置 |
US6957375B2 (en) * | 2003-02-26 | 2005-10-18 | Flarion Technologies, Inc. | Method and apparatus for performing low-density parity-check (LDPC) code operations using a multi-level permutation |
US11079672B2 (en) | 2018-10-31 | 2021-08-03 | Taiwan Semiconductor Manufacturing Company Ltd. | Method and system for layout enhancement based on inter-cell correlation |
-
2004
- 2004-08-02 US US10/909,753 patent/US7127659B2/en active Active
-
2005
- 2005-08-01 KR KR1020077004979A patent/KR100888096B1/ko active IP Right Grant
- 2005-08-01 JP JP2007524935A patent/JP4567734B2/ja not_active Expired - Fee Related
- 2005-08-01 CN CN2005800334730A patent/CN101044688B/zh not_active Expired - Fee Related
- 2005-08-01 UA UAA200702219A patent/UA86987C2/ru unknown
- 2005-08-01 AU AU2005271540A patent/AU2005271540A1/en not_active Abandoned
- 2005-08-01 WO PCT/US2005/027526 patent/WO2006017555A2/en active Application Filing
- 2005-08-01 CA CA002575953A patent/CA2575953C/en not_active Expired - Fee Related
- 2005-08-01 EP EP05782140A patent/EP1782541A4/en not_active Withdrawn
- 2005-08-01 EP EP13020082.7A patent/EP2683086A3/en not_active Withdrawn
-
2006
- 2006-10-17 US US11/582,190 patent/US7376885B2/en not_active Expired - Lifetime
-
2007
- 2007-02-28 NO NO20071133A patent/NO20071133L/no not_active Application Discontinuation
- 2007-03-01 ZA ZA200701825A patent/ZA200701825B/xx unknown
Also Published As
Publication number | Publication date |
---|---|
UA86987C2 (ru) | 2009-06-10 |
EP1782541A4 (en) | 2009-03-18 |
KR20070058477A (ko) | 2007-06-08 |
CA2575953C (en) | 2009-08-25 |
US20060026486A1 (en) | 2006-02-02 |
JP4567734B2 (ja) | 2010-10-20 |
US7127659B2 (en) | 2006-10-24 |
CN101044688B (zh) | 2012-06-13 |
US20070168832A1 (en) | 2007-07-19 |
US7376885B2 (en) | 2008-05-20 |
ZA200701825B (en) | 2008-11-26 |
JP2008508835A (ja) | 2008-03-21 |
EP2683086A3 (en) | 2014-01-22 |
CA2575953A1 (en) | 2006-02-16 |
WO2006017555A2 (en) | 2006-02-16 |
EP1782541A2 (en) | 2007-05-09 |
AU2005271540A1 (en) | 2006-02-16 |
KR100888096B1 (ko) | 2009-03-11 |
WO2006017555A3 (en) | 2006-11-09 |
CN101044688A (zh) | 2007-09-26 |
EP2683086A2 (en) | 2014-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NO20071133L (no) | Minne-effektiv LDPC-dekoding | |
JP2015180972A5 (ja) | 受信器において実行される方法、受信器、およびフレーム消去隠蔽を実行するための装置 | |
NO20076261L (no) | Selektiv anvendelse ved bruk av flere entropimodeller i adaptiv koding og dekoding | |
JP2014206761A5 (ja) | 受信器において実行される方法、受信器、およびフレーム消去隠蔽を実行するための装置 | |
HK1091674A1 (en) | Multiple-stage system and method for processing encoded messages | |
BRPI0607711A2 (pt) | decodificadores turbo paralelos com saìda multiplexada | |
DE60238934D1 (de) | Knotenprozessoren zur verwendung in paritätsprüfdecodern | |
FI20021984A0 (fi) | Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite | |
WO2007087512A3 (en) | Apparatus and methods for jointly decoding messages based on apriori knowledge of modified codeword transmission | |
CN106558314B (zh) | 一种混音处理方法和装置及设备 | |
EP1734453A4 (en) | CHAT-SYSTEM, COMMUNICATION DEVICE, CONTROL PROCEDURE AND INFORMATION RECORDING MEDIUM | |
WO2021227749A1 (zh) | 一种语音处理方法、装置、电子设备及计算机可读存储介质 | |
ATE280411T1 (de) | Verfahren und system für rahmen- und protokoll- klassifikation | |
US20170105141A1 (en) | Method for shortening a delay in real-time voice communication and electronic device | |
WO2009046627A8 (zh) | 对射频链路中的信号进行矫正的方法及预矫正器 | |
DK1593253T3 (da) | Fremgangsmåde og anordning til transparent transmission af datatrafik mellem databearbejdningsindretninger såvel som et tilsvarende computerprogramprodukt og et tilsvarende computerlæsbart medium | |
CN107659603A (zh) | 用户与推送信息互动的方法及装置 | |
CN112995317A (zh) | 区块链共识方法及区块链节点 | |
TW201130314A (en) | Video processing method and related video processing apparatus thereof | |
Zou et al. | Multiple epidemic waves in delayed susceptible-infected-recovered models on complex networks | |
CN113038060A (zh) | 多路音频处理方法和系统 | |
Dobrikova | Communication and behaviour. Speech act | |
CN100592638C (zh) | 用于对数字通信系统中编码帧重要性分类的方法和装置 | |
CN118353879B (zh) | 一种基于volte网络与voip融合的多方音视频通信系统和方法 | |
CN103151046B (zh) | 语音服务器及其语音处理方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FC2A | Withdrawal, rejection or dismissal of laid open patent application |