NO125255B - - Google Patents

Download PDF

Info

Publication number
NO125255B
NO125255B NO120571A NO120571A NO125255B NO 125255 B NO125255 B NO 125255B NO 120571 A NO120571 A NO 120571A NO 120571 A NO120571 A NO 120571A NO 125255 B NO125255 B NO 125255B
Authority
NO
Norway
Prior art keywords
substrate
layer
polycrystalline
semiconductor device
region
Prior art date
Application number
NO120571A
Other languages
English (en)
Norwegian (no)
Inventor
I Kobayashi
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from NO4492/68A external-priority patent/NO123436B/no
Application filed by Sony Corp filed Critical Sony Corp
Priority to NO120571A priority Critical patent/NO125255B/no
Publication of NO125255B publication Critical patent/NO125255B/no

Links

Landscapes

  • Bipolar Transistors (AREA)
NO120571A 1967-11-14 1971-03-31 NO125255B (https=)

Priority Applications (1)

Application Number Priority Date Filing Date Title
NO120571A NO125255B (https=) 1967-11-14 1971-03-31

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP7315567 1967-11-14
JP8205367 1967-12-21
NO4492/68A NO123436B (https=) 1967-11-14 1968-11-13
NO120571A NO125255B (https=) 1967-11-14 1971-03-31

Publications (1)

Publication Number Publication Date
NO125255B true NO125255B (https=) 1972-08-07

Family

ID=27465549

Family Applications (1)

Application Number Title Priority Date Filing Date
NO120571A NO125255B (https=) 1967-11-14 1971-03-31

Country Status (1)

Country Link
NO (1) NO125255B (https=)

Similar Documents

Publication Publication Date Title
Patton et al. Physics, technology, and modeling of polysilicon emitter contacts for VLSI bipolar transistors
US3997368A (en) Elimination of stacking faults in silicon devices: a gettering process
GB1047388A (https=)
GB1206308A (en) Method of making semiconductor wafer
GB1050478A (https=)
GB1250377A (https=)
Heiman DONOR SURFACE STATES AND BULK ACCEPTOR TRAPS IN SILICON‐ON‐SAPPHIRE FILMS
NO125255B (https=)
Civale et al. Sub-500/spl deg/C solid-phase epitaxy of ultra-abrupt p/sup+/-silicon elevated contacts and diodes
JP7314772B2 (ja) 受光素子とその製造方法
CN105990254A (zh) BiCMOS集成电路的制造方法
SE438217B (sv) N-kanal-minne med ett flertal mos-element innefattande ett epitaxskikt pa ett halvledarsubstrat
JPH0314228B2 (https=)
JPS5834943A (ja) 半導体装置の製造方法
JPS5856432A (ja) 半導体装置の製造法
JP2518378B2 (ja) 半導体装置の製造方法
KR930009471B1 (ko) 다결정 실리콘을 사용한 바이폴라 트랜지스터 제조방법
CN108400114A (zh) 一种双极性线路板的制作工艺
ES364975A1 (es) Un dispositivo semiconductor.
JPH024134B2 (https=)
JPS58200553A (ja) 半導体装置
JP3561624B2 (ja) 半導体装置の製造方法
KR100264210B1 (ko) 반도체장치의 활성영역 분리방법
JPS6129537B2 (https=)
KR850001439B1 (ko) 에피택셜 성장기술에 의한 메사트랜지스터의 제작방법