NL8702800A - Geintegreerde geheugenschakeling met interne voedingsspanningsregeling. - Google Patents
Geintegreerde geheugenschakeling met interne voedingsspanningsregeling. Download PDFInfo
- Publication number
- NL8702800A NL8702800A NL8702800A NL8702800A NL8702800A NL 8702800 A NL8702800 A NL 8702800A NL 8702800 A NL8702800 A NL 8702800A NL 8702800 A NL8702800 A NL 8702800A NL 8702800 A NL8702800 A NL 8702800A
- Authority
- NL
- Netherlands
- Prior art keywords
- voltage
- transistor
- bit line
- supply voltage
- memory circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8702800A NL8702800A (nl) | 1987-11-23 | 1987-11-23 | Geintegreerde geheugenschakeling met interne voedingsspanningsregeling. |
EP88202609A EP0318094B1 (en) | 1987-11-23 | 1988-11-21 | Integrated memory circuit with on-chip supply voltage control |
KR1019880015297A KR970006194B1 (ko) | 1987-11-23 | 1988-11-21 | 집접 메모리 회로 |
DE88202609T DE3884148T2 (de) | 1987-11-23 | 1988-11-21 | Integrierte Speicherschaltung mit innerer Speisespannungsregelung. |
JP63294786A JP2726456B2 (ja) | 1987-11-23 | 1988-11-24 | 集積メモリ回路 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8702800 | 1987-11-23 | ||
NL8702800A NL8702800A (nl) | 1987-11-23 | 1987-11-23 | Geintegreerde geheugenschakeling met interne voedingsspanningsregeling. |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8702800A true NL8702800A (nl) | 1989-06-16 |
Family
ID=19850959
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8702800A NL8702800A (nl) | 1987-11-23 | 1987-11-23 | Geintegreerde geheugenschakeling met interne voedingsspanningsregeling. |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0318094B1 (ko) |
JP (1) | JP2726456B2 (ko) |
KR (1) | KR970006194B1 (ko) |
DE (1) | DE3884148T2 (ko) |
NL (1) | NL8702800A (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5321658A (en) * | 1990-05-31 | 1994-06-14 | Oki Electric Industry Co., Ltd. | Semiconductor memory device being coupled by auxiliary power lines to a main power line |
JPH04123388A (ja) * | 1990-09-13 | 1992-04-23 | Nec Corp | 半導体メモリ装置 |
JP2003016785A (ja) | 2001-06-28 | 2003-01-17 | Sharp Corp | 半導体記憶装置およびそれを用いた情報機器 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4482985A (en) * | 1981-04-17 | 1984-11-13 | Hitachi, Ltd. | Semiconductor integrated circuit |
JPS57172761A (en) * | 1981-04-17 | 1982-10-23 | Hitachi Ltd | Semiconductor integrated circuit |
JPS60253090A (ja) * | 1984-05-30 | 1985-12-13 | Hitachi Ltd | 半導体装置 |
-
1987
- 1987-11-23 NL NL8702800A patent/NL8702800A/nl not_active Application Discontinuation
-
1988
- 1988-11-21 KR KR1019880015297A patent/KR970006194B1/ko not_active IP Right Cessation
- 1988-11-21 EP EP88202609A patent/EP0318094B1/en not_active Expired - Lifetime
- 1988-11-21 DE DE88202609T patent/DE3884148T2/de not_active Expired - Fee Related
- 1988-11-24 JP JP63294786A patent/JP2726456B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2726456B2 (ja) | 1998-03-11 |
KR890008839A (ko) | 1989-07-12 |
JPH01162295A (ja) | 1989-06-26 |
DE3884148D1 (de) | 1993-10-21 |
DE3884148T2 (de) | 1994-03-31 |
KR970006194B1 (ko) | 1997-04-24 |
EP0318094A1 (en) | 1989-05-31 |
EP0318094B1 (en) | 1993-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0301588B1 (en) | Semiconductor memory device | |
US3967252A (en) | Sense AMP for random access memory | |
EP0301277A2 (en) | Bit-line isolated, CMOS sense amplifier | |
KR900004635B1 (ko) | 반도체 메모리장치의 충전 및 등화회로 | |
US5402378A (en) | Circuit for generating a clock signal to separate bit lines in a semiconductor memory device | |
US4751680A (en) | Bit line equalization in a memory | |
KR19980080153A (ko) | 고속 기입 회복을 하는 메모리 장치 및 고속 기입회복 방법 | |
JPH09147557A (ja) | 半導体記憶装置および半導体装置 | |
JP2704246B2 (ja) | 出力バッファ | |
US5796651A (en) | Memory device using a reduced word line voltage during read operations and a method of accessing such a memory device | |
US4914634A (en) | Reference voltage generator for CMOS memories | |
EP0168246B1 (en) | Improved active pull-up circuit | |
KR100326230B1 (ko) | 프리차지트랜지스터를약간턴온시킬수있도록디지트라인을일정한레벨로클램핑하는정전위발생기를갖는반도체메모리디바이스 | |
US5038327A (en) | Decoder circuit of erasable programmable read only memory for avoiding erroneous operation caused by parasitic capacitors | |
US5229966A (en) | Current control circuit for dynamic memory | |
US6717873B2 (en) | Balanced sense amplifier control for open digit line architecture memory devices | |
US5446694A (en) | Semiconductor memory device | |
US4875195A (en) | Semiconductor device with a reference voltage generator | |
US4610002A (en) | Dynamic memory circuit with improved noise-prevention circuit arrangement for word lines | |
US6002624A (en) | Semiconductor memory device with input/output masking function without destruction of data bit | |
NL8702800A (nl) | Geintegreerde geheugenschakeling met interne voedingsspanningsregeling. | |
US5539701A (en) | Sense circuit for semiconductor memory devices | |
US6108257A (en) | Zero power SRAM precharge | |
US5119335A (en) | Semiconductor static memory device | |
KR100303043B1 (ko) | 단일-칩다이나믹랜덤액세스메모리시스템및그시스템의동작방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1B | A search report has been drawn up | ||
BV | The patent application has lapsed |