NL8003612A - Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. - Google Patents
Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. Download PDFInfo
- Publication number
- NL8003612A NL8003612A NL8003612A NL8003612A NL8003612A NL 8003612 A NL8003612 A NL 8003612A NL 8003612 A NL8003612 A NL 8003612A NL 8003612 A NL8003612 A NL 8003612A NL 8003612 A NL8003612 A NL 8003612A
- Authority
- NL
- Netherlands
- Prior art keywords
- layer
- oxidation
- oxidation treatment
- oxide
- masking
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 51
- 238000000034 method Methods 0.000 title claims description 20
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 230000003647 oxidation Effects 0.000 claims description 57
- 238000007254 oxidation reaction Methods 0.000 claims description 57
- 238000011282 treatment Methods 0.000 claims description 54
- 230000000873 masking effect Effects 0.000 claims description 35
- 230000005669 field effect Effects 0.000 claims description 26
- 229910052785 arsenic Inorganic materials 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 13
- 229910052787 antimony Inorganic materials 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052698 phosphorus Inorganic materials 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 230000003064 anti-oxidating effect Effects 0.000 claims description 5
- 239000012535 impurity Substances 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 114
- 239000004020 conductor Substances 0.000 description 17
- 238000002513 implantation Methods 0.000 description 9
- 150000004767 nitrides Chemical class 0.000 description 9
- 229920002120 photoresistant polymer Polymers 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 239000002344 surface layer Substances 0.000 description 8
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 6
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 6
- 125000004429 atom Chemical group 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 238000002161 passivation Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 125000004437 phosphorous atom Chemical group 0.000 description 2
- 238000001556 precipitation Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- -1 boron ions Chemical class 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000004922 lacquer Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Element Separation (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Local Oxidation Of Silicon (AREA)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8003612A NL8003612A (nl) | 1980-06-23 | 1980-06-23 | Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. |
US06/219,161 US4374454A (en) | 1980-06-23 | 1980-12-22 | Method of manufacturing a semiconductor device |
DE8181200640T DE3164132D1 (en) | 1980-06-23 | 1981-06-11 | Method of manufacturing a semiconductor device and semiconductor device manufactured by using said method |
EP81200640A EP0042643B1 (en) | 1980-06-23 | 1981-06-11 | Method of manufacturing a semiconductor device and semiconductor device manufactured by using said method |
CA000380108A CA1163378A (en) | 1980-06-23 | 1981-06-18 | Underpass in a semiconductor device |
IE1379/81A IE51994B1 (en) | 1980-06-23 | 1981-06-22 | Method of manufacturing a semiconductor device and semiconductor device manufactured by using said method |
AU72031/81A AU545453B2 (en) | 1980-06-23 | 1981-06-22 | A semiconductor device |
JP9734981A JPS5731180A (en) | 1980-06-23 | 1981-06-23 | Method of producing semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8003612A NL8003612A (nl) | 1980-06-23 | 1980-06-23 | Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. |
NL8003612 | 1980-06-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8003612A true NL8003612A (nl) | 1982-01-18 |
Family
ID=19835496
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8003612A NL8003612A (nl) | 1980-06-23 | 1980-06-23 | Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. |
Country Status (8)
Country | Link |
---|---|
US (1) | US4374454A (ja) |
EP (1) | EP0042643B1 (ja) |
JP (1) | JPS5731180A (ja) |
AU (1) | AU545453B2 (ja) |
CA (1) | CA1163378A (ja) |
DE (1) | DE3164132D1 (ja) |
IE (1) | IE51994B1 (ja) |
NL (1) | NL8003612A (ja) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4561168A (en) * | 1982-11-22 | 1985-12-31 | Siliconix Incorporated | Method of making shadow isolated metal DMOS FET device |
JPS62119936A (ja) * | 1985-11-19 | 1987-06-01 | Fujitsu Ltd | コンプリメンタリ−lsiチツプ |
GB2215124A (en) * | 1988-02-16 | 1989-09-13 | Stc Plc | Integrated circuit underpasses |
US5306652A (en) * | 1991-12-30 | 1994-04-26 | Texas Instruments Incorporated | Lateral double diffused insulated gate field effect transistor fabrication process |
DE69333881T2 (de) | 1992-07-31 | 2006-07-13 | Hughes Electronics Corp., El Segundo | Sicherheitssystem für eine integrierte Schaltung und Verfahren mit implantierten Verbindungen |
KR0144902B1 (ko) * | 1995-04-17 | 1998-07-01 | 김광호 | 불휘발성 메모리장치 및 그 제조방법 |
US5783846A (en) * | 1995-09-22 | 1998-07-21 | Hughes Electronics Corporation | Digital circuit with transistor geometry and channel stops providing camouflage against reverse engineering |
US5767000A (en) * | 1996-06-05 | 1998-06-16 | Advanced Micro Devices, Inc. | Method of manufacturing subfield conductive layer |
US5973375A (en) * | 1997-06-06 | 1999-10-26 | Hughes Electronics Corporation | Camouflaged circuit structure with step implants |
US6396368B1 (en) | 1999-11-10 | 2002-05-28 | Hrl Laboratories, Llc | CMOS-compatible MEM switches and method of making |
US7217977B2 (en) * | 2004-04-19 | 2007-05-15 | Hrl Laboratories, Llc | Covert transformation of transistor properties as a circuit protection method |
US6815816B1 (en) | 2000-10-25 | 2004-11-09 | Hrl Laboratories, Llc | Implanted hidden interconnections in a semiconductor device for preventing reverse engineering |
US7294935B2 (en) * | 2001-01-24 | 2007-11-13 | Hrl Laboratories, Llc | Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide |
US6791191B2 (en) | 2001-01-24 | 2004-09-14 | Hrl Laboratories, Llc | Integrated circuits protected against reverse engineering and method for fabricating the same using vias without metal terminations |
US6774413B2 (en) | 2001-06-15 | 2004-08-10 | Hrl Laboratories, Llc | Integrated circuit structure with programmable connector/isolator |
US6740942B2 (en) * | 2001-06-15 | 2004-05-25 | Hrl Laboratories, Llc. | Permanently on transistor implemented using a double polysilicon layer CMOS process with buried contact |
US6897535B2 (en) * | 2002-05-14 | 2005-05-24 | Hrl Laboratories, Llc | Integrated circuit with reverse engineering protection |
US7049667B2 (en) * | 2002-09-27 | 2006-05-23 | Hrl Laboratories, Llc | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
US6979606B2 (en) | 2002-11-22 | 2005-12-27 | Hrl Laboratories, Llc | Use of silicon block process step to camouflage a false transistor |
JP4846239B2 (ja) * | 2002-12-13 | 2011-12-28 | エイチアールエル ラボラトリーズ,エルエルシー | ウェル注入を用いた集積回路の改変 |
US6799844B2 (en) | 2002-12-16 | 2004-10-05 | Xerox Corporation | High shear ball check valve device and a liquid ink image producing machine using same |
JP4346322B2 (ja) * | 2003-02-07 | 2009-10-21 | 株式会社ルネサステクノロジ | 半導体装置 |
US7242063B1 (en) | 2004-06-29 | 2007-07-10 | Hrl Laboratories, Llc | Symmetric non-intrusive and covert technique to render a transistor permanently non-operable |
US8168487B2 (en) | 2006-09-28 | 2012-05-01 | Hrl Laboratories, Llc | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5528229B1 (ja) * | 1971-03-19 | 1980-07-26 | ||
US3751722A (en) * | 1971-04-30 | 1973-08-07 | Standard Microsyst Smc | Mos integrated circuit with substrate containing selectively formed resistivity regions |
US4023195A (en) * | 1974-10-23 | 1977-05-10 | Smc Microsystems Corporation | MOS field-effect transistor structure with mesa-like contact and gate areas and selectively deeper junctions |
NL185376C (nl) * | 1976-10-25 | 1990-03-16 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
US4290184A (en) * | 1978-03-20 | 1981-09-22 | Texas Instruments Incorporated | Method of making post-metal programmable MOS read only memory |
US4268950A (en) * | 1978-06-05 | 1981-05-26 | Texas Instruments Incorporated | Post-metal ion implant programmable MOS read only memory |
IT1166587B (it) * | 1979-01-22 | 1987-05-05 | Ates Componenti Elettron | Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate |
-
1980
- 1980-06-23 NL NL8003612A patent/NL8003612A/nl not_active Application Discontinuation
- 1980-12-22 US US06/219,161 patent/US4374454A/en not_active Expired - Lifetime
-
1981
- 1981-06-11 EP EP81200640A patent/EP0042643B1/en not_active Expired
- 1981-06-11 DE DE8181200640T patent/DE3164132D1/de not_active Expired
- 1981-06-18 CA CA000380108A patent/CA1163378A/en not_active Expired
- 1981-06-22 IE IE1379/81A patent/IE51994B1/en not_active IP Right Cessation
- 1981-06-22 AU AU72031/81A patent/AU545453B2/en not_active Ceased
- 1981-06-23 JP JP9734981A patent/JPS5731180A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
EP0042643A1 (en) | 1981-12-30 |
JPS5731180A (en) | 1982-02-19 |
DE3164132D1 (en) | 1984-07-19 |
CA1163378A (en) | 1984-03-06 |
IE811379L (en) | 1981-12-23 |
AU545453B2 (en) | 1985-07-18 |
IE51994B1 (en) | 1987-05-13 |
EP0042643B1 (en) | 1984-06-13 |
AU7203181A (en) | 1982-01-07 |
US4374454A (en) | 1983-02-22 |
JPS622708B2 (ja) | 1987-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL8003612A (nl) | Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. | |
EP0034910B1 (en) | A method of manufacturing a semiconductor device, and a device so manufactured | |
US4569121A (en) | Method of fabricating a programmable read-only memory cell incorporating an antifuse utilizing deposition of amorphous semiconductor layer | |
JP3232111B2 (ja) | ショットキーバリアダイオード及びショットキーバリアダイオードクランプ型トランジスタ | |
EP0095411B1 (en) | Bipolar memory cell | |
US5223456A (en) | High density local interconnect in an integrated circit using metal silicide | |
JPS58139468A (ja) | 半導体装置およびその製造方法 | |
JPH11511297A (ja) | Eeprom半導体構造の製造方法 | |
US4425379A (en) | Polycrystalline silicon Schottky diode array | |
US3964092A (en) | Semiconductor devices with conductive layer structure | |
US4358889A (en) | Process for making a late programming enhanced contact ROM | |
NL8402856A (nl) | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. | |
EP0030147B1 (en) | Method for manufacturing a semiconductor integrated circuit | |
EP0078220B1 (en) | Polycrystalline silicon interconnections for bipolar transistor flip-flop | |
US5202573A (en) | Dual anode mos scr with anti crosstalk collecting region | |
US4317690A (en) | Self-aligned double polysilicon MOS fabrication | |
EP0200603B1 (en) | A small contactless ram cell | |
US4628339A (en) | Polycrystalline silicon Schottky diode array | |
NL8104862A (nl) | Halfgeleiderinrichting, en werkwijze ter vervaardiging daarvan. | |
EP0703624B1 (en) | Programable element in barrier metal device and method | |
US4247343A (en) | Method of making semiconductor integrated circuits | |
JPH02246264A (ja) | 半導体装置およびその製造方法 | |
US5977598A (en) | High load resistance implemented in a separate polysilicon layer with diffusion barrier therein for preventing load punch through therefrom | |
US5646062A (en) | Method for ESD protection circuit with deep source diffusion | |
US6015995A (en) | ROM diode structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1B | A search report has been drawn up | ||
BV | The patent application has lapsed |