MY127672A - High speed ge channel heterostructures for field effect devices - Google Patents

High speed ge channel heterostructures for field effect devices

Info

Publication number
MY127672A
MY127672A MYPI20000966A MYPI20000966A MY127672A MY 127672 A MY127672 A MY 127672A MY PI20000966 A MYPI20000966 A MY PI20000966A MY PI20000966 A MYPI20000966 A MY PI20000966A MY 127672 A MY127672 A MY 127672A
Authority
MY
Malaysia
Prior art keywords
channel
mobility
field effect
low temperatures
compressively strained
Prior art date
Application number
MYPI20000966A
Inventor
Jack O Chu
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of MY127672A publication Critical patent/MY127672A/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET

Landscapes

  • Microelectronics & Electronic Packaging (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Acyclic And Carbocyclic Compounds In Medicinal Compositions (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)

Abstract

A METHOD AND A LAYERED HETEROSTRUCTURE FOR FORMING HIGH MOBILITY GE CHANNEL FIELD EFFECT TRANSISTORS IS DESCRIBED INCORPORATING A PLURALITY OF SEMICONDUCTOR LAYERS ON A SEMICONDUCTOR SUBSTRATE, AND A CHANNEL STRUCTURE OF A COMPRESSIVELY STRAINED EPITAXIAL GE LAYER HAVING A HIGHER BARRIER OR A DEEPER CONFINING QUANTUM WELL AND HAVING EXTREMELY HIGH HOLE MOBILITY FOR COMPLEMENTARY MODFETS AND MOSFETS. THE INVENTION OVERCOMES THE PROBLEM OF A LIMITED HOLE MOBILITY DUE TO ALLOY SCATTERING FOR A P-CHANNEL DEVICE WITH ONLY A SINGLE COMPRESSIVELY STRAINED SIGE CHANNEL LAYER. THIS INVENTION FURTHER PROVIDES IMPROVEMENTS IN MOBILITY AND TRANSCONDUCTANCE OVER DEEP SUBMICRON STATE-OF-THE ART SI PMOSFETS IN ADDITION TO HAVING A BROAD TEMPERATURE OPERATION REGIME FROM ABOVE ROOM TEMPERATURE (425 K) DOWN TO CRYOGENIC LOW TEMPERATURES (0.4 K) WHERE AT LOW TEMPERATURES EVEN HIGH DEVICE PERFORMANCES ARE ACHIEVABLE.
MYPI20000966A 1999-03-12 2000-03-11 High speed ge channel heterostructures for field effect devices MY127672A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12429999P 1999-03-12 1999-03-12

Publications (1)

Publication Number Publication Date
MY127672A true MY127672A (en) 2006-12-29

Family

ID=22414018

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI20000966A MY127672A (en) 1999-03-12 2000-03-11 High speed ge channel heterostructures for field effect devices

Country Status (9)

Country Link
EP (1) EP1169737B1 (en)
JP (2) JP3974329B2 (en)
KR (1) KR100441469B1 (en)
CN (1) CN1331240C (en)
AT (1) ATE394794T1 (en)
DE (1) DE60038793D1 (en)
MY (1) MY127672A (en)
TW (1) TW477025B (en)
WO (1) WO2000054338A1 (en)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6489639B1 (en) 2000-05-24 2002-12-03 Raytheon Company High electron mobility transistor
US6555839B2 (en) 2000-05-26 2003-04-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US6900103B2 (en) 2001-03-02 2005-05-31 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
WO2002071491A1 (en) * 2001-03-02 2002-09-12 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed cmos electronics and high speed analog circuits
US6593641B1 (en) 2001-03-02 2003-07-15 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6830976B2 (en) 2001-03-02 2004-12-14 Amberwave Systems Corproation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6900094B2 (en) 2001-06-14 2005-05-31 Amberwave Systems Corporation Method of selective removal of SiGe alloys
WO2002103801A1 (en) * 2001-06-18 2002-12-27 Massachusetts Institute Of Technology Structures and methods for a high-speed semiconductor device
US6916727B2 (en) 2001-06-21 2005-07-12 Massachusetts Institute Of Technology Enhancement of P-type metal-oxide-semiconductor field effect transistors
WO2003015142A2 (en) 2001-08-06 2003-02-20 Massachusetts Institute Of Technology Formation of planar strained layers
US7138649B2 (en) 2001-08-09 2006-11-21 Amberwave Systems Corporation Dual-channel CMOS transistors with differentially strained channels
AU2002319801A1 (en) 2001-08-09 2003-02-24 Amberwave Systems Corporation Optimized buried-channel fets based on sige heterostructures
US6974735B2 (en) 2001-08-09 2005-12-13 Amberwave Systems Corporation Dual layer Semiconductor Devices
EP1315199A1 (en) * 2001-11-22 2003-05-28 ETH Zürich Formation of high-mobility silicon-germanium structures by low-energy plasma enhanced chemical vapor deposition
US6649492B2 (en) 2002-02-11 2003-11-18 International Business Machines Corporation Strained Si based layer made by UHV-CVD, and devices therein
JP2003347229A (en) 2002-05-31 2003-12-05 Renesas Technology Corp Method of manufacturing semiconductor device and semiconductor device
WO2003105204A2 (en) 2002-06-07 2003-12-18 Amberwave Systems Corporation Semiconductor devices having strained dual channel layers
US6841457B2 (en) * 2002-07-16 2005-01-11 International Business Machines Corporation Use of hydrogen implantation to improve material properties of silicon-germanium-on-insulator material made by thermal diffusion
EP2267762A3 (en) * 2002-08-23 2012-08-22 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor heterostructures having reduced dislocation pile-ups and related methods
US7682947B2 (en) 2003-03-13 2010-03-23 Asm America, Inc. Epitaxial semiconductor deposition methods and structures
KR20050107510A (en) * 2003-03-13 2005-11-11 에이에스엠 아메리카, 인코포레이티드 Epitaxial semiconductor deposition methods and structrures
US6855963B1 (en) * 2003-08-29 2005-02-15 International Business Machines Corporation Ultra high-speed Si/SiGe modulation-doped field effect transistors on ultra thin SOI/SGOI substrate
US7303949B2 (en) 2003-10-20 2007-12-04 International Business Machines Corporation High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture
FR2868202B1 (en) * 2004-03-25 2006-05-26 Commissariat Energie Atomique PROCESS FOR THE PREPARATION OF A SILICON DIOXIDE LAYER BY HIGH TEMPERATURE OXIDATION ON A SUBSTRATE HAVING AT LEAST ON THE SURFACE OF GERMANIUM OR A SICICIUM-GERMANIUM ALLOY
US20060011906A1 (en) * 2004-07-14 2006-01-19 International Business Machines Corporation Ion implantation for suppression of defects in annealed SiGe layers
KR101131418B1 (en) 2004-12-07 2012-04-03 주성엔지니어링(주) Semiconductor device and method of manufacturing the same
US7785995B2 (en) * 2006-05-09 2010-08-31 Asm America, Inc. Semiconductor buffer structures
JP4696037B2 (en) * 2006-09-01 2011-06-08 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
US7897480B2 (en) 2007-04-23 2011-03-01 International Business Machines Corporation Preparation of high quality strained-semiconductor directly-on-insulator substrates
JP2010219249A (en) * 2009-03-16 2010-09-30 Fujitsu Ltd Manufacturing method of semiconductor device and semiconductor device
KR101087939B1 (en) 2009-06-17 2011-11-28 주식회사 하이닉스반도체 Semiconductor Device and Method for Manufacturing the same
US8283653B2 (en) 2009-12-23 2012-10-09 Intel Corporation Non-planar germanium quantum well devices
CN102194859B (en) * 2010-03-05 2013-05-01 中国科学院微电子研究所 High mobility III-V semiconductor MOS interface structure
CN101859796B (en) * 2010-05-20 2012-11-14 清华大学 MOS pipe structure with in-situ doped source and drain and formation method thereof
DE112011106033B4 (en) 2011-12-23 2019-03-14 Intel Corporation Semiconductor devices having an active germanium layer with underlying diffusion barrier layer
US9127345B2 (en) 2012-03-06 2015-09-08 Asm America, Inc. Methods for depositing an epitaxial silicon germanium layer having a germanium to silicon ratio greater than 1:1 using silylgermane and a diluent
CN103594506B (en) 2012-08-16 2017-03-08 中国科学院微电子研究所 Semiconductor device with a plurality of transistors
US9171715B2 (en) 2012-09-05 2015-10-27 Asm Ip Holding B.V. Atomic layer deposition of GeO2
JP6004429B2 (en) * 2012-09-10 2016-10-05 国立研究開発法人産業技術総合研究所 Method for producing single-crystal SiGe layer and solar cell using the same
US8710490B2 (en) * 2012-09-27 2014-04-29 Intel Corporation Semiconductor device having germanium active layer with underlying parasitic leakage barrier layer
US8748940B1 (en) * 2012-12-17 2014-06-10 Intel Corporation Semiconductor devices with germanium-rich active layers and doped transition layers
GB2544190B (en) * 2012-12-17 2017-10-18 Intel Corp Semicoductor devices with germanium-rich active layers & doped transition layers
US9136343B2 (en) * 2013-01-24 2015-09-15 Intel Corporation Deep gate-all-around semiconductor device having germanium or group III-V active layer
US9218963B2 (en) 2013-12-19 2015-12-22 Asm Ip Holding B.V. Cyclical deposition of germanium
JP6378928B2 (en) * 2014-05-15 2018-08-22 富士通株式会社 Ge-based semiconductor device, manufacturing method thereof, and optical interconnect system
CN104992930A (en) * 2015-07-07 2015-10-21 西安电子科技大学 Strain Ge CMOS integrated device preparation method and CMOS integrated device
CN105244320A (en) * 2015-08-28 2016-01-13 西安电子科技大学 SOI-based CMOS integrated device with strain Ge channel and inverted trapezoidal grid and preparation method of integrated device
CN105118809A (en) * 2015-08-28 2015-12-02 西安电子科技大学 Strain Ge groove-type gate CMOS (Complementary Metal Oxide Semiconductor) integrated device manufacturing method and CMOS integrated device thereof
US10685884B2 (en) 2017-07-31 2020-06-16 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device including a Fin-FET and method of manufacturing the same
CN113517348B (en) * 2021-06-28 2023-08-04 西安电子科技大学芜湖研究院 Direct band gap GeSn enhanced nMOS device and preparation method thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4994866A (en) * 1988-01-07 1991-02-19 Fujitsu Limited Complementary semiconductor device
JPH02196436A (en) * 1989-01-25 1990-08-03 Hitachi Ltd Semiconductor device
US5241197A (en) * 1989-01-25 1993-08-31 Hitachi, Ltd. Transistor provided with strained germanium layer
JPH0316230A (en) * 1989-06-14 1991-01-24 Hitachi Ltd Semiconductor device and manufacture thereof
JPH03187269A (en) * 1989-12-18 1991-08-15 Hitachi Ltd Semiconductor device
JPH05121450A (en) * 1991-06-13 1993-05-18 Hitachi Ltd Semiconductor device and its manufacture
JPH08162414A (en) * 1994-12-05 1996-06-21 Fujitsu Ltd Semiconductor device
TW415103B (en) * 1998-03-02 2000-12-11 Ibm Si/SiGe optoelectronic integrated circuits

Also Published As

Publication number Publication date
CN1331240C (en) 2007-08-08
EP1169737B1 (en) 2008-05-07
JP3974329B2 (en) 2007-09-12
EP1169737A1 (en) 2002-01-09
JP4912123B2 (en) 2012-04-11
CN1343374A (en) 2002-04-03
TW477025B (en) 2002-02-21
WO2000054338A1 (en) 2000-09-14
JP2007165867A (en) 2007-06-28
KR20010102557A (en) 2001-11-15
ATE394794T1 (en) 2008-05-15
JP2002539613A (en) 2002-11-19
KR100441469B1 (en) 2004-07-23
DE60038793D1 (en) 2008-06-19

Similar Documents

Publication Publication Date Title
MY127672A (en) High speed ge channel heterostructures for field effect devices
CN100397596C (en) Method for preparing lateral channel of field effect transistor, and field effect transistor
US6844227B2 (en) Semiconductor devices and method for manufacturing the same
Kesan et al. High performance 0.25 mu m p-MOSFETs with silicon-germanium channels for 300 K and 77 K operation
US7687829B2 (en) Stressed field effect transistors on hybrid orientation substrate
TWI294670B (en) Ultra scalable high speed heterojunction vertical n-channel misfets and methods thereof
Rim et al. Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs
KR100447492B1 (en) Semiconductor device and semiconductor substrate
Welser et al. NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures
US5534713A (en) Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers
EP1231643A2 (en) MOS field-effect transistor comprising Si and SiGe layers or Si and SiGeC layers as channel regions
Liow et al. Strained n-Channel FinFETs Featuring In Situ Doped Silicon–Carbon $(\hbox {Si} _ {1-y}\hbox {C} _ {y}) $ Source and Drain Stressors With High Carbon Content
Whall et al. SiGe heterostructures for FET applications
WO2003105204A3 (en) Semiconductor devices having strained dual channel layers
US20050054164A1 (en) Strained silicon MOSFETs having reduced diffusion of n-type dopants
JP2005012213A (en) Low-leakage heterojunction vertical transistor and its high-performance device
WO2001054202A1 (en) Strained-silicon metal oxide semiconductor field effect transistors
US20060081875A1 (en) Transistor with a strained region and method of manufacture
Lee et al. Optimized strained Si/strained Ge dual-channel heterostructures for high mobility P-and N-MOSFETs
JP2008504677A (en) Improved strained silicon CMOS device and method
JP2008544521A (en) Semiconductor nanowire transistor
Goo et al. Scalability of strained-Si nMOSFETs down to 25 nm gate length
Koester et al. Extremely high transconductance Ge/Si/sub 0.4/Ge/sub 0.6/p-MODFET's grown by UHV-CVD
Olsen et al. Study of single-and dual-channel designs for high-performance strained-Si-SiGe n-MOSFETs
TW200629545A (en) Field effect transistors having a strained silicon channel and methods of fabricating same