MX9205634A - METHOD AND APPARATUS OF PRODUCTION AGAINST MEMORY WRITING. - Google Patents
METHOD AND APPARATUS OF PRODUCTION AGAINST MEMORY WRITING.Info
- Publication number
- MX9205634A MX9205634A MX9205634A MX9205634A MX9205634A MX 9205634 A MX9205634 A MX 9205634A MX 9205634 A MX9205634 A MX 9205634A MX 9205634 A MX9205634 A MX 9205634A MX 9205634 A MX9205634 A MX 9205634A
- Authority
- MX
- Mexico
- Prior art keywords
- signal
- generation
- memory device
- data
- memory writing
- Prior art date
Links
- 230000001960 triggered effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/004—Error avoidance
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0796—Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element
Abstract
2097308 9307565 PCTABS00021 A write protection apparatus is disclosed. The write protection apparatus couples a data supplying device (121) to the data input of a memory device (127). The memory protection device generates a first signal (211) which triggers generation of a second signal (215). The second signal (215) is active for a first predetermined time and is coupled to the input of the memory device (127). At any time during this first predetermined time, a third signal (209) may be generated. The third signal (209) inactivates the second signal. This third signal (209) may be triggered by numerous events including: generation of a read signal, generation of a chip select signal, or indication that the end of the data to be written to the memory device (127) has occurred.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US76989691A | 1991-10-01 | 1991-10-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
MX9205634A true MX9205634A (en) | 1993-04-01 |
Family
ID=25086828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX9205634A MX9205634A (en) | 1991-10-01 | 1992-10-01 | METHOD AND APPARATUS OF PRODUCTION AGAINST MEMORY WRITING. |
Country Status (5)
Country | Link |
---|---|
CA (1) | CA2097308A1 (en) |
FR (1) | FR2681965A1 (en) |
IT (1) | IT1258856B (en) |
MX (1) | MX9205634A (en) |
WO (1) | WO1993007565A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6026293A (en) * | 1996-09-05 | 2000-02-15 | Ericsson Inc. | System for preventing electronic memory tampering |
JP4154006B2 (en) * | 1996-12-25 | 2008-09-24 | 富士通株式会社 | Semiconductor memory device |
GB2356952B (en) * | 1996-12-25 | 2001-07-25 | Fujitsu Ltd | Semiconductor memory device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4245344A (en) * | 1979-04-02 | 1981-01-13 | Rockwell International Corporation | Processing system with dual buses |
US4493031A (en) * | 1982-08-25 | 1985-01-08 | At&T Bell Laboratories | Memory write protection using timers |
JPS6124091A (en) * | 1984-07-12 | 1986-02-01 | Nec Corp | Memory circuit |
US4742469A (en) * | 1985-10-31 | 1988-05-03 | F.M.E. Corporation | Electronic meter circuitry |
US4816654A (en) * | 1986-05-16 | 1989-03-28 | American Telephone And Telegraph Company | Improved security system for a portable data carrier |
US4843385A (en) * | 1986-07-02 | 1989-06-27 | Motorola, Inc. | Electronic lock system for a two-way radio |
FR2608803B1 (en) * | 1986-12-19 | 1991-10-25 | Eurotechnique Sa | DEVICE FOR PROTECTING AN ERASABLE AND REPROGRAMMABLE DEAD MEMORY |
US5001670A (en) * | 1987-02-06 | 1991-03-19 | Tektronix, Inc. | Nonvolatile memory protection |
JPS63271679A (en) * | 1987-04-30 | 1988-11-09 | Toshiba Corp | Data writing system |
US4860341A (en) * | 1987-06-02 | 1989-08-22 | Motorola, Inc. | Radiotelephone credit card call approval synchronization |
US4970692A (en) * | 1987-09-01 | 1990-11-13 | Waferscale Integration, Inc. | Circuit for controlling a flash EEPROM having three distinct modes of operation by allowing multiple functionality of a single pin |
JPH0648838B2 (en) * | 1988-07-18 | 1994-06-22 | 株式会社田村電機製作所 | Public telephone |
FI86922C (en) * | 1990-01-05 | 1992-10-26 | Raha Automaattiyhdistys | FOERFARANDE OCH ANORDNING FOER KONTROLLERING AV INSKRIVNING I ETT MINNE |
-
1992
- 1992-08-03 CA CA002097308A patent/CA2097308A1/en not_active Abandoned
- 1992-08-03 WO PCT/US1992/006455 patent/WO1993007565A1/en active Application Filing
- 1992-09-28 IT ITRM920707A patent/IT1258856B/en active IP Right Grant
- 1992-10-01 MX MX9205634A patent/MX9205634A/en unknown
- 1992-10-01 FR FR9211978A patent/FR2681965A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
IT1258856B (en) | 1996-03-01 |
CA2097308A1 (en) | 1993-04-02 |
ITRM920707A1 (en) | 1994-03-28 |
FR2681965A1 (en) | 1993-04-02 |
ITRM920707A0 (en) | 1992-09-28 |
WO1993007565A1 (en) | 1993-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5619586A (en) | Semiconductor memory unit | |
JPS5342633A (en) | Voltage sense circuit of semiconductor memory device | |
ATE19453T1 (en) | DIGITAL TELEVISION. | |
JPS55105897A (en) | Memory device | |
JPS6421546A (en) | Device for collecting program execution history | |
MX9205634A (en) | METHOD AND APPARATUS OF PRODUCTION AGAINST MEMORY WRITING. | |
JPS57141760A (en) | Semiconductor information processor | |
JPS54141969A (en) | Diagnosis of numerical control device | |
JPS5318925A (en) | Memory control unit | |
JPS55163697A (en) | Memory device | |
JPS6417132A (en) | Fault data recording system | |
JPS5374849A (en) | Checking method for writing data | |
JPS55122299A (en) | Memory unit | |
JPS57131166A (en) | Partial read and record control device | |
JPS54161238A (en) | Testing method for magnetic bubble memory | |
JPS57162026A (en) | Data file controlling system | |
JPS51123618A (en) | A magnetic disk memory unit | |
JPS5370721A (en) | Magnetic card issuing machine | |
JPS5454011A (en) | Magnetic memory control device | |
JPS5712498A (en) | Integrated circuit device for memory | |
JPS6448175A (en) | Address control method for picture memory | |
JPS5644185A (en) | Magnetic bubble memory device | |
JPS55146529A (en) | Bus supervisory device | |
JPS5387636A (en) | Memory write unit | |
JPS53141518A (en) | Storing system |