MX2007006350A - Administracion de operaciones multiprocesador. - Google Patents

Administracion de operaciones multiprocesador.

Info

Publication number
MX2007006350A
MX2007006350A MX2007006350A MX2007006350A MX2007006350A MX 2007006350 A MX2007006350 A MX 2007006350A MX 2007006350 A MX2007006350 A MX 2007006350A MX 2007006350 A MX2007006350 A MX 2007006350A MX 2007006350 A MX2007006350 A MX 2007006350A
Authority
MX
Mexico
Prior art keywords
processor
line
shared
cache
cache line
Prior art date
Application number
MX2007006350A
Other languages
English (en)
Spanish (es)
Inventor
Stephen Laroux Blinick
Yu-Cheng Hsu
Lucien Mirabeau
Ricky Dean Rankin
Cheng-Chung Song
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of MX2007006350A publication Critical patent/MX2007006350A/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Saccharide Compounds (AREA)
  • Hardware Redundancy (AREA)
MX2007006350A 2004-11-30 2005-11-11 Administracion de operaciones multiprocesador. MX2007006350A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/001,476 US7418557B2 (en) 2004-11-30 2004-11-30 Managing multiprocessor operations
PCT/EP2005/055907 WO2006058826A1 (en) 2004-11-30 2005-11-11 Managing multiprocessor operations

Publications (1)

Publication Number Publication Date
MX2007006350A true MX2007006350A (es) 2007-06-19

Family

ID=35645753

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2007006350A MX2007006350A (es) 2004-11-30 2005-11-11 Administracion de operaciones multiprocesador.

Country Status (9)

Country Link
US (2) US7418557B2 (enExample)
EP (1) EP1839156B1 (enExample)
JP (1) JP4641545B2 (enExample)
CN (1) CN100568199C (enExample)
AT (1) ATE402444T1 (enExample)
DE (1) DE602005008477D1 (enExample)
IL (1) IL183470A (enExample)
MX (1) MX2007006350A (enExample)
WO (1) WO2006058826A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7536694B2 (en) * 2004-11-30 2009-05-19 International Business Machines Corporation Exception handling in a multiprocessor system
US7937709B2 (en) * 2004-12-29 2011-05-03 Intel Corporation Synchronizing multiple threads efficiently
JP2006227856A (ja) * 2005-02-17 2006-08-31 Hitachi Ltd アクセス制御装置及びそれに搭載されるインターフェース
US7818056B2 (en) * 2005-03-24 2010-10-19 Cardiac Pacemakers, Inc. Blending cardiac rhythm detection processes
JP4831599B2 (ja) * 2005-06-28 2011-12-07 ルネサスエレクトロニクス株式会社 処理装置
US7849362B2 (en) * 2005-12-09 2010-12-07 International Business Machines Corporation Method and system of coherent design verification of inter-cluster interactions
JP2007219571A (ja) * 2006-02-14 2007-08-30 Hitachi Ltd 記憶制御装置及びストレージシステム
WO2012014285A1 (ja) * 2010-07-27 2012-02-02 富士通株式会社 割込制御方法、マルチコアプロセッサシステム、および割込制御プログラム
JP5745868B2 (ja) * 2011-01-18 2015-07-08 トヨタ自動車株式会社 マルチプロセッサシステム
JP5614419B2 (ja) 2012-02-29 2014-10-29 富士通株式会社 情報処理装置、制御方法および制御プログラム
WO2013159288A1 (en) * 2012-04-25 2013-10-31 Intel Corporation Method and system for maintaining release consistency in shared memory programming
US9135175B2 (en) * 2012-12-21 2015-09-15 Oracle International Corporation Distributed cache coherency directory with failure redundancy
CN103745315A (zh) * 2013-12-31 2014-04-23 太原理工大学 重点项目行政执法监察联动管理方法及系统
US10310982B2 (en) * 2016-12-15 2019-06-04 International Business Machines Corporation Target cache line arbitration within a processor cluster
US10339064B2 (en) * 2017-03-29 2019-07-02 International Business Machines Corporation Hot cache line arbitration
US10915445B2 (en) 2018-09-18 2021-02-09 Nvidia Corporation Coherent caching of data for high bandwidth scaling
CN114327920B (zh) * 2022-03-16 2022-06-21 长沙金维信息技术有限公司 用于多处理器系统的硬件资源共享方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08202622A (ja) * 1995-01-31 1996-08-09 Fujitsu Ltd 分散型メモリ構成のキャッシュ制御方法
US5930821A (en) * 1997-05-12 1999-07-27 Integrated Device Technology, Inc. Method and apparatus for shared cache lines in split data/code caches
US6345339B1 (en) * 1998-02-17 2002-02-05 International Business Machines Corporation Pseudo precise I-cache inclusivity for vertical caches
US6141733A (en) * 1998-02-17 2000-10-31 International Business Machines Corporation Cache coherency protocol with independent implementation of optimized cache operations
US6314526B1 (en) * 1998-07-10 2001-11-06 International Business Machines Corporation Resource group quorum scheme for highly scalable and highly available cluster system management
US6467050B1 (en) * 1998-09-14 2002-10-15 International Business Machines Corporation Method and apparatus for managing services within a cluster computer system
JP3676934B2 (ja) * 1998-12-15 2005-07-27 株式会社日立製作所 プロセッサおよびマルチプロセッサシステム
US6622260B1 (en) * 1999-12-30 2003-09-16 Suresh Marisetty System abstraction layer, processor abstraction layer, and operating system error handling
US6751705B1 (en) * 2000-08-25 2004-06-15 Silicon Graphics, Inc. Cache line converter
US6772298B2 (en) * 2000-12-20 2004-08-03 Intel Corporation Method and apparatus for invalidating a cache line without data return in a multi-node architecture
US6859866B2 (en) * 2001-10-01 2005-02-22 International Business Machines Corporation Synchronizing processing of commands invoked against duplexed coupling facility structures

Also Published As

Publication number Publication date
US7650467B2 (en) 2010-01-19
US20080168238A1 (en) 2008-07-10
IL183470A0 (en) 2007-09-20
US20060117147A1 (en) 2006-06-01
IL183470A (en) 2011-03-31
WO2006058826A1 (en) 2006-06-08
ATE402444T1 (de) 2008-08-15
EP1839156A1 (en) 2007-10-03
DE602005008477D1 (de) 2008-09-04
CN101065736A (zh) 2007-10-31
EP1839156B1 (en) 2008-07-23
US7418557B2 (en) 2008-08-26
JP2008522264A (ja) 2008-06-26
JP4641545B2 (ja) 2011-03-02
CN100568199C (zh) 2009-12-09

Similar Documents

Publication Publication Date Title
IL183470A0 (en) Managing multiprocessor operations
US9792210B2 (en) Region probe filter for distributed memory system
US20100228922A1 (en) Method and system to perform background evictions of cache memory lines
Elver et al. TSO-CC: Consistency directed cache coherence for TSO
CN110362504A (zh) 对一致性链路和多级存储器的管理
US10230542B2 (en) Interconnected ring network in a multi-processor system
JP2011530133A5 (enExample)
KR20150057798A (ko) 캐시 제어 장치 및 방법
KR101355105B1 (ko) 캐시 일관성 보장을 위한 공유 가상 메모리 관리 장치
CN106843772A (zh) 一种基于一致性总线扩展非易失内存的系统及方法
US10007606B2 (en) Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memory
US20180032429A1 (en) Techniques to allocate regions of a multi-level, multi-technology system memory to appropriate memory access initiators
WO2006012289A3 (en) Memory read requests passing memory writes
KR20240112266A (ko) 마샬형 데이터 일관성
US20130275686A1 (en) Multiprocessor system and method for managing cache memory thereof
US9037804B2 (en) Efficient support of sparse data structure access
US9251073B2 (en) Update mask for handling interaction between fills and updates
CN101930357A (zh) 采用可配置的片上存储装置实现访存操作的系统及方法
CN111966608A (zh) 一种外存储器的直接内存储器访问方法和装置
CN101425044B (zh) 一种面向写穿透cache的SDRAM读写方法
US9158697B2 (en) Method for cleaning cache of processor and associated processor
CN110737407A (zh) 一种支持混合写策略的数据缓冲存储器实现方法
CN105843360B (zh) 一种降低指令高速缓冲存储器功耗的装置及方法
Agarwala et al. A multi-level memory system architecture for high performance DSP applications
GB9724033D0 (en) Method and apparatus for controlling shared memory access

Legal Events

Date Code Title Description
FG Grant or registration