DE602005008477D1 - Verwaltung von mehrprozessor-operationen - Google Patents

Verwaltung von mehrprozessor-operationen

Info

Publication number
DE602005008477D1
DE602005008477D1 DE602005008477T DE602005008477T DE602005008477D1 DE 602005008477 D1 DE602005008477 D1 DE 602005008477D1 DE 602005008477 T DE602005008477 T DE 602005008477T DE 602005008477 T DE602005008477 T DE 602005008477T DE 602005008477 D1 DE602005008477 D1 DE 602005008477D1
Authority
DE
Germany
Prior art keywords
processor
line
shared
cache
cache line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602005008477T
Other languages
English (en)
Inventor
Stephen Laroux Blinick
Yu-Cheng Hsu
Lucien Mirabeau
Ricky Dean Rankin
Cheng-Chung Song
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE602005008477D1 publication Critical patent/DE602005008477D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Saccharide Compounds (AREA)
  • Hardware Redundancy (AREA)
DE602005008477T 2004-11-30 2005-11-11 Verwaltung von mehrprozessor-operationen Active DE602005008477D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/001,476 US7418557B2 (en) 2004-11-30 2004-11-30 Managing multiprocessor operations
PCT/EP2005/055907 WO2006058826A1 (en) 2004-11-30 2005-11-11 Managing multiprocessor operations

Publications (1)

Publication Number Publication Date
DE602005008477D1 true DE602005008477D1 (de) 2008-09-04

Family

ID=35645753

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005008477T Active DE602005008477D1 (de) 2004-11-30 2005-11-11 Verwaltung von mehrprozessor-operationen

Country Status (9)

Country Link
US (2) US7418557B2 (de)
EP (1) EP1839156B1 (de)
JP (1) JP4641545B2 (de)
CN (1) CN100568199C (de)
AT (1) ATE402444T1 (de)
DE (1) DE602005008477D1 (de)
IL (1) IL183470A (de)
MX (1) MX2007006350A (de)
WO (1) WO2006058826A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7536694B2 (en) * 2004-11-30 2009-05-19 International Business Machines Corporation Exception handling in a multiprocessor system
US7937709B2 (en) 2004-12-29 2011-05-03 Intel Corporation Synchronizing multiple threads efficiently
JP2006227856A (ja) * 2005-02-17 2006-08-31 Hitachi Ltd アクセス制御装置及びそれに搭載されるインターフェース
US7818056B2 (en) * 2005-03-24 2010-10-19 Cardiac Pacemakers, Inc. Blending cardiac rhythm detection processes
JP4831599B2 (ja) * 2005-06-28 2011-12-07 ルネサスエレクトロニクス株式会社 処理装置
US7849362B2 (en) * 2005-12-09 2010-12-07 International Business Machines Corporation Method and system of coherent design verification of inter-cluster interactions
JP2007219571A (ja) * 2006-02-14 2007-08-30 Hitachi Ltd 記憶制御装置及びストレージシステム
WO2012014285A1 (ja) * 2010-07-27 2012-02-02 富士通株式会社 割込制御方法、マルチコアプロセッサシステム、および割込制御プログラム
JP5745868B2 (ja) * 2011-01-18 2015-07-08 トヨタ自動車株式会社 マルチプロセッサシステム
JP5614419B2 (ja) 2012-02-29 2014-10-29 富士通株式会社 情報処理装置、制御方法および制御プログラム
CN104321750B (zh) * 2012-04-25 2019-03-08 英特尔公司 在共享存储器编程中保持释放一致性的方法和系统
US9135175B2 (en) * 2012-12-21 2015-09-15 Oracle International Corporation Distributed cache coherency directory with failure redundancy
CN103745315A (zh) * 2013-12-31 2014-04-23 太原理工大学 重点项目行政执法监察联动管理方法及系统
US10310982B2 (en) * 2016-12-15 2019-06-04 International Business Machines Corporation Target cache line arbitration within a processor cluster
US10339064B2 (en) * 2017-03-29 2019-07-02 International Business Machines Corporation Hot cache line arbitration
US10915445B2 (en) 2018-09-18 2021-02-09 Nvidia Corporation Coherent caching of data for high bandwidth scaling
CN114327920B (zh) * 2022-03-16 2022-06-21 长沙金维信息技术有限公司 用于多处理器系统的硬件资源共享方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08202622A (ja) * 1995-01-31 1996-08-09 Fujitsu Ltd 分散型メモリ構成のキャッシュ制御方法
US5930821A (en) * 1997-05-12 1999-07-27 Integrated Device Technology, Inc. Method and apparatus for shared cache lines in split data/code caches
US6314526B1 (en) 1998-07-10 2001-11-06 International Business Machines Corporation Resource group quorum scheme for highly scalable and highly available cluster system management
US6467050B1 (en) 1998-09-14 2002-10-15 International Business Machines Corporation Method and apparatus for managing services within a cluster computer system
JP3676934B2 (ja) * 1998-12-15 2005-07-27 株式会社日立製作所 プロセッサおよびマルチプロセッサシステム
US6622260B1 (en) 1999-12-30 2003-09-16 Suresh Marisetty System abstraction layer, processor abstraction layer, and operating system error handling
US6751705B1 (en) 2000-08-25 2004-06-15 Silicon Graphics, Inc. Cache line converter
US6772298B2 (en) * 2000-12-20 2004-08-03 Intel Corporation Method and apparatus for invalidating a cache line without data return in a multi-node architecture
US6859866B2 (en) 2001-10-01 2005-02-22 International Business Machines Corporation Synchronizing processing of commands invoked against duplexed coupling facility structures

Also Published As

Publication number Publication date
US20080168238A1 (en) 2008-07-10
IL183470A0 (en) 2007-09-20
MX2007006350A (es) 2007-06-19
ATE402444T1 (de) 2008-08-15
EP1839156B1 (de) 2008-07-23
CN101065736A (zh) 2007-10-31
US7418557B2 (en) 2008-08-26
IL183470A (en) 2011-03-31
JP2008522264A (ja) 2008-06-26
CN100568199C (zh) 2009-12-09
US7650467B2 (en) 2010-01-19
US20060117147A1 (en) 2006-06-01
EP1839156A1 (de) 2007-10-03
JP4641545B2 (ja) 2011-03-02
WO2006058826A1 (en) 2006-06-08

Similar Documents

Publication Publication Date Title
DE602005008477D1 (de) Verwaltung von mehrprozessor-operationen
US9792210B2 (en) Region probe filter for distributed memory system
Elver et al. TSO-CC: Consistency directed cache coherence for TSO
Li et al. CCF-LRU: A new buffer replacement algorithm for flash memory
US10230542B2 (en) Interconnected ring network in a multi-processor system
CN110362504A (zh) 对一致性链路和多级存储器的管理
CN102331974B (zh) 用于处理器主存储器的持久存储器
US20100228922A1 (en) Method and system to perform background evictions of cache memory lines
US10445211B2 (en) Logging trace data for program code execution at an instruction level
JP2011530133A5 (de)
TW200617667A (en) Memory read requests passing memory writes
US11042469B2 (en) Logging trace data for program code execution at an instruction level
ATE467181T1 (de) Verzögerter durchschreib-cachespeicher für flashspeicher
KR20110134855A (ko) 영구 메모리들을 위한 캐시 일관성 프로토콜
KR20120018100A (ko) 동적으로 조정 가능한 플러시 메트릭을 갖는 결합 기입 버퍼
KR890017609A (ko) 멀티프로세서 데이타 처리시스템 및 그것에 사용되는 캐시장치
CN109219804B (zh) 非易失内存访问方法、装置和系统
US10540283B2 (en) Coherence de-coupling buffer
WO2017172043A1 (en) Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memory
US20130297883A1 (en) Efficient support of sparse data structure access
US9158697B2 (en) Method for cleaning cache of processor and associated processor
US9183149B2 (en) Multiprocessor system and method for managing cache memory thereof
Ahmed et al. Directory-based cache coherence protocol for power-aware chip-multiprocessors
US20170255554A1 (en) Cache memory and operation method thereof
Lv et al. A probabilistic data replacement strategy for flash-based hybrid storage system

Legal Events

Date Code Title Description
8320 Willingness to grant licences declared (paragraph 23)
8364 No opposition during term of opposition