KR970078619A - End search device of scrambled data - Google Patents

End search device of scrambled data Download PDF

Info

Publication number
KR970078619A
KR970078619A KR1019960019367A KR19960019367A KR970078619A KR 970078619 A KR970078619 A KR 970078619A KR 1019960019367 A KR1019960019367 A KR 1019960019367A KR 19960019367 A KR19960019367 A KR 19960019367A KR 970078619 A KR970078619 A KR 970078619A
Authority
KR
South Korea
Prior art keywords
frame
signal
data
detector
scrambled
Prior art date
Application number
KR1019960019367A
Other languages
Korean (ko)
Other versions
KR100191321B1 (en
Inventor
박주하
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019960019367A priority Critical patent/KR100191321B1/en
Publication of KR970078619A publication Critical patent/KR970078619A/en
Application granted granted Critical
Publication of KR100191321B1 publication Critical patent/KR100191321B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
    • H04N21/4405—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving video stream decryption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/38—Starting, stopping or resetting the counter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
    • H04N21/44008—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving operations for analysing video streams, e.g. detecting features or characteristics in the video stream

Abstract

본 발명은 디지탈신호처리시스템에 관한 것으로, 특히 한정 수신을 하도록 소정 데이터 단위로 스크램블되어 있는 입력신호의 데이터 끝부분(End)을 정확히 검출하여 디스크램블이 이루어질 수 있도록 하는 스크램블 데이타의 끝부분(End) 검색장치에 관한 것이다. 따라서, 본 발명은 스크램블을 이용하는 유료방송 환경의 디지탈TV 시스템에서 스크램블의 단위인 프레임이 가변적이 경우 이에 따른 프레임앤드에 대응하기 위해 다양한 프레임 입력방식을 지원하므로 프레임앤드를 정확이 검출하여 디스크램블이 이루어질 수 있는 잇점을 제공한다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital signal processing system, and in particular, an end portion of scrambled data that accurately detects an end portion of an input signal scrambled in a predetermined data unit so that descramble can be performed. ) Relates to a search apparatus. Accordingly, the present invention supports various frame input methods in order to cope with the frame end when the frame, which is a unit of scramble, is variable in the digital TV system of a pay broadcasting environment using scramble. It provides the benefits that can be achieved.

Description

스크램블데이타의 끝부분(End) 검색장치End search device of scrambled data

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명의 프레임앤드검출부(62)를 내장한 디스크램블러(60)를 나타낸 구성도, 제4도는 제3도의 프레임앤드검출부(62)를 상세히 도시한 구성도.3 is a configuration diagram showing a descrambler 60 incorporating the frame-and-detecting section 62 of the present invention, and FIG. 4 is a configuration diagram showing the frame-and-detecting section 62 of FIG.

Claims (3)

스크램블이 걸린 입력신호를 디스크램블하는 디스크램블장치에 있어서, 가변적으로 입력되는 상기 스크램블에이타의 기본 단위인 프레임의 마지막바이트(Last_Byte) 신호 및 프레임크기신호를 입력받아 상기 스크램블데이타의 끝부분을 알리는 프레임앤드검출부; 및 상기 프레임앤드검출부로부터 스크램블데이타의 끝부분을 알리는 프레임앤드신호를 입력받으면, 스크램블이 걸린 스크램블데이타를 다시 원래의 신호로 디스크램블하는 디스크램블부를 포함하는 스크램블데이타의 끝부분(End) 검색장치.A descrambling device for descrambling an scrambled input signal, comprising: a frame for receiving a last byte signal and a frame size signal of a frame, which is a basic unit of a scrambler that is variably input, and notifying the end of the scrambled data An end detector; And a descrambler configured to descramble the scrambled scrambled data back to the original signal when receiving a frame and signal indicating the end of the scrambled data from the frame and detector. 제1항에 있어서, 상기 프레임앤드검출부는 디스크램블링의 기본 단위인 상기 프레임의 마지막바이트를 입력받아 소정 클릭 딜레이하여 출력하는 제1프레임앤드검출기; 상기 프레임의 크기를 카운트하여 출력하는 제2프레임앤드검출기; 및 외부 제어신호에 따라 상기 제1프레임앤드검출기의 출력데이타와 상기 제2프레임앤드검출기의 출력데이타와 직접 입력되는 상기 프레임의 마지막데이타 중 하나를 선택하여 프레임앤드신호를 출력하는 MUX를 포함하는 것을 특징으로 하는 디스크램블러의 입력데이타 끝부분(End) 검색장치.2. The apparatus of claim 1, wherein the frame-and-detector comprises: a first frame-and-detector that receives a last byte of the frame, which is a basic unit of descrambling, and outputs a predetermined click delay; A second frame and detector for counting and outputting the size of the frame; And a MUX for selecting one of the output data of the first frame and detector, the output data of the second frame and detector, and the last data of the frame directly input according to an external control signal to output the frame and signal. An end search device for input data of a descrambler. 제2항에 있어서, 상기 제2프레임앤드검출기는 상기 프레임크기를 저장하는 N비트레지스터; 매 프레임이 시작되기전 상기 디스크램블부로부터 인가되는 프레임카운터리셋신호에 따라 초기화되어 데이터유효신호(Data_Valid)가 인가되는 동안 입력되는 클럭을 카운트하는 N비트카운터; 상기 N비트레지스터와 상기 N비트카운터의 출력데이타를 비교하여 두 출력신호가 일치할 때만 제1신호를 출력하는 비교기; 상기 비교기의 출력과 데이타유효신호를 논리곱하여 상기 MUX로 출력하는 논리곱게이트를 포함하는 것을 특징으로 하는 디스크램블러의 입력 데이터 끝부분(End) 검색장치.3. The apparatus of claim 2, wherein the second frame and detector comprises: an N bit register storing the frame size; An N bit counter that is initialized according to a frame counter set signal applied from the descrambler before each frame starts and counts a clock input while a data valid signal Data_Valid is applied; A comparator comparing the N bit register and the output data of the N bit counter and outputting a first signal only when the two output signals match each other; And a logical multiplying gate multiplying the output of the comparator with the data valid signal and outputting the multiplicative result to the MUX. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019960019367A 1996-05-31 1996-05-31 Scramble data end detection apparatus KR100191321B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960019367A KR100191321B1 (en) 1996-05-31 1996-05-31 Scramble data end detection apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960019367A KR100191321B1 (en) 1996-05-31 1996-05-31 Scramble data end detection apparatus

Publications (2)

Publication Number Publication Date
KR970078619A true KR970078619A (en) 1997-12-12
KR100191321B1 KR100191321B1 (en) 1999-06-15

Family

ID=19460519

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960019367A KR100191321B1 (en) 1996-05-31 1996-05-31 Scramble data end detection apparatus

Country Status (1)

Country Link
KR (1) KR100191321B1 (en)

Also Published As

Publication number Publication date
KR100191321B1 (en) 1999-06-15

Similar Documents

Publication Publication Date Title
JP5441138B2 (en) How to process packetized transport streams
KR100357506B1 (en) Packet program component detector
KR950035437A (en) Reverse transport processor with memory address circuit
KR970078619A (en) End search device of scrambled data
KR910019448A (en) Composite video signal encryption and decryption processing system of cable TV system
JP2619019B2 (en) Satellite broadcast receiver
KR960005747B1 (en) Error and mute manage circuit
KR930018953A (en) Pattern insertion circuit for clock phase adjustment and operation mode determination
KR950023027A (en) Simultaneous processing of scrambled and non-scrambled signals
GB2305080A (en) Compensating for delays in a multiplexer
RU94027666A (en) Device for reception of digital information through tv channel
JPH04354435A (en) Mute signal generating circuit for subscription broadcast
KR970050165A (en) Descrambler on SD DVD
JPS61251286A (en) Descramble device

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20121228

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20131230

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee