KR970054053A - Cylindrical Capacitor Manufacturing Method - Google Patents

Cylindrical Capacitor Manufacturing Method Download PDF

Info

Publication number
KR970054053A
KR970054053A KR1019950057108A KR19950057108A KR970054053A KR 970054053 A KR970054053 A KR 970054053A KR 1019950057108 A KR1019950057108 A KR 1019950057108A KR 19950057108 A KR19950057108 A KR 19950057108A KR 970054053 A KR970054053 A KR 970054053A
Authority
KR
South Korea
Prior art keywords
nitride film
polysilicon layer
spacer
anisotropically etching
mask
Prior art date
Application number
KR1019950057108A
Other languages
Korean (ko)
Inventor
신현철
심명섭
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950057108A priority Critical patent/KR970054053A/en
Publication of KR970054053A publication Critical patent/KR970054053A/en

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

단순한 공정개선을 통하여 온도에 대한 안정성과 공정 재현성을 확보하여 캐패시터를 신뢰성 있게 제조할 수 있는 방법이 개선된다.Simple process improvement improves the method of manufacturing capacitors reliably by securing temperature stability and process reproducibility.

본 발명은 층간절연막을 구비한 반도체 기판에 실린더형 스토리지 노드를 형성하기 위해 콘택홀을 형성하는 제1공정, 상기 결과물에 폴리실리콘층과 질화막을 차례로 적층하는 제2공정, 소정의 마스크 패턴으로 상기 질화막을 이방성 식각하는 제3공정, 상기 질화막 패턴의 양 측벽에 산화막 스페이서를 형성하는 제4공정, 상기 질화막과 질화막 스페이서를 마스크로 이용하여 상기 폴리실리콘층의 일부를 이방성 식각하는 제5공정, 상기 질화막 패턴을 제거하는 제6공정, 상기 산화막 스페이서를 마스크로 이용하여 상기 폴리실리콘층을 이방성 식각하는 제7공정, 및 상기 산화막 스페이서를 제거하는 제8공정을 구비한다.The present invention provides a first process of forming a contact hole to form a cylindrical storage node in a semiconductor substrate having an interlayer insulating film, a second process of sequentially stacking a polysilicon layer and a nitride film on the resultant, and a predetermined mask pattern. A third step of anisotropically etching the nitride film, a fourth step of forming oxide film spacers on both sidewalls of the nitride film pattern, a fifth step of anisotropically etching a part of the polysilicon layer using the nitride film and the nitride film spacer as a mask, and A sixth step of removing the nitride film pattern, a seventh step of anisotropically etching the polysilicon layer using the oxide film spacer as a mask, and an eighth step of removing the oxide film spacer.

Description

실린더형 캐패시터 제조방법Cylindrical Capacitor Manufacturing Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2A도 내지 제2E도는 본 발명에 의한 고집적 반도체장치으 캐패시터 제조방법을 각 단계별로 순차적으로 도시한 공정 단면도이다.2A to 2E are process cross-sectional views sequentially showing a capacitor manufacturing method of a highly integrated semiconductor device according to the present invention in each step.

Claims (2)

층간절연막을 구비한 반도체 기판에 실린더형 스토리지 노드를 형성하기 위해 콘택홀을 형성하는 공정;상기 결과물에 폴리실리콘층과 질화막을 차례로 적층하는 공정; 소정의 마스크 패턴으로 상기 질화막을 이방성 식각하는 공정, 상기 질화막 패턴의 양 측벽에 산화막 스페이서를 형성하는 공정, 상기 질화막과 산화막 스페이서를 마스크로 이용하여 상기 폴리실리콘층의 일부를 이방성 식각하는 공정, 상기 질화막 패턴을 제거하는 공정, 상기 산화막 스페이서를 마스크로 이용하여 상기 폴리실리콘층을 이방성 식각 하는 공정, 및 상기 산화막 스페이서를 제거하는 공정을 구비함을 특징으로 하는 실린더형 캐패시터 제조방법.Forming a contact hole to form a cylindrical storage node in a semiconductor substrate having an interlayer insulating film; sequentially stacking a polysilicon layer and a nitride film on the resultant; Anisotropically etching the nitride film with a predetermined mask pattern; forming oxide spacers on both sidewalls of the nitride film pattern; and anisotropically etching a portion of the polysilicon layer using the nitride film and the oxide spacer as a mask. And removing the oxide film spacer, and anisotropically etching the polysilicon layer by using the oxide film spacer as a mask, and removing the oxide film spacer. 제1항에 있어서, 상기 질화막은 실리콘 나이트라이드(SiN)로 이루어지고, 그 두께가 약 1500Å인 것을 특징으로 하는 실린더형 캐패시터 제조방법.The method of claim 1, wherein the nitride film is made of silicon nitride (SiN) and has a thickness of about 1500 kPa. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950057108A 1995-12-26 1995-12-26 Cylindrical Capacitor Manufacturing Method KR970054053A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950057108A KR970054053A (en) 1995-12-26 1995-12-26 Cylindrical Capacitor Manufacturing Method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950057108A KR970054053A (en) 1995-12-26 1995-12-26 Cylindrical Capacitor Manufacturing Method

Publications (1)

Publication Number Publication Date
KR970054053A true KR970054053A (en) 1997-07-31

Family

ID=66618971

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950057108A KR970054053A (en) 1995-12-26 1995-12-26 Cylindrical Capacitor Manufacturing Method

Country Status (1)

Country Link
KR (1) KR970054053A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100540257B1 (en) * 1998-12-29 2006-05-03 주식회사 하이닉스반도체 Method for forming charge storage electrode of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100540257B1 (en) * 1998-12-29 2006-05-03 주식회사 하이닉스반도체 Method for forming charge storage electrode of semiconductor device

Similar Documents

Publication Publication Date Title
KR970054053A (en) Cylindrical Capacitor Manufacturing Method
KR970054132A (en) Cylindrical Capacitor Manufacturing Method
KR980012486A (en) Method for manufacturing capacitor of semiconductor device
KR960026870A (en) Capacitor Manufacturing Method of Semiconductor Device
KR920007243A (en) Cylindrical Stack Capacitor Cell Manufacturing Method
KR970018582A (en) Method for forming semiconductor device
KR930001424A (en) Capacitor Manufacturing Method for Semiconductor DRAM Devices
KR930011260A (en) Method for manufacturing charge storage electrode with increased surface area
KR960026659A (en) Capacitor Manufacturing Method of Semiconductor Device
KR970030817A (en) Capacitor Manufacturing Method of Semiconductor Device
KR970054126A (en) Capacitor manufacturing method
KR960043204A (en) Capacitor Manufacturing Method
KR930014998A (en) How to manufacture trench capacitors in DRAM cells
KR970030857A (en) Method for manufacturing a capacitor having a cylindrical storage electrode
KR960012504A (en) Semiconductor Memory Manufacturing Method
KR980006335A (en) Manufacturing Method of Double Cylindrical Capacitor
KR920008974A (en) Semiconductor memory cell manufacturing method
KR960039332A (en) Method for manufacturing charge storage electrode of capacitor
KR970003531A (en) Contact hole formation method for capacitor formation of semiconductor device
KR950021401A (en) Trench Type Device Separator Manufacturing Method
KR960002825A (en) Capacitor Manufacturing Method of Semiconductor Device
KR960043195A (en) Method for forming charge storage electrode of semiconductor device
KR920020601A (en) Capacitor Manufacturing Method for Semiconductor Devices
KR930015006A (en) DRAM manufacturing method
KR970053985A (en) Capacitor Manufacturing Method of Semiconductor Device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination