KR970050972A - Recording / playback device sharing timecode memory - Google Patents

Recording / playback device sharing timecode memory Download PDF

Info

Publication number
KR970050972A
KR970050972A KR1019950048067A KR19950048067A KR970050972A KR 970050972 A KR970050972 A KR 970050972A KR 1019950048067 A KR1019950048067 A KR 1019950048067A KR 19950048067 A KR19950048067 A KR 19950048067A KR 970050972 A KR970050972 A KR 970050972A
Authority
KR
South Korea
Prior art keywords
time code
memory
timecode
bus
processing unit
Prior art date
Application number
KR1019950048067A
Other languages
Korean (ko)
Other versions
KR0165349B1 (en
Inventor
이태연
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950048067A priority Critical patent/KR0165349B1/en
Publication of KR970050972A publication Critical patent/KR970050972A/en
Application granted granted Critical
Publication of KR0165349B1 publication Critical patent/KR0165349B1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/28Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording
    • G11B27/30Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording
    • G11B27/3027Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording used signal is digitally coded
    • G11B27/3036Time code signal
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B2220/00Record carriers by type
    • G11B2220/90Tape-like record carriers

Landscapes

  • Bus Control (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

본 발명은 시간코드 메모리를 공유하는 기록/재생장치에 관한 것으로서, 본 발명의 장치는 버스중재회로로부터 출력되는 제어신호에 따라서 시간코드 데이타를 메모리하는 시간코드 메모리; 버스요구신호를 출력하여 시간코드 메모리의 사용권을 획득하며, 시간코드를 주기적으로 발생하는 시간코드 발생기; 중앙처리장치의 읽음요구신호에 따라서 주기적으로 시간코드를 읽어 시간코드 메모리에 저장하는 시간코읽음기; 시스템 전반에 걸쳐서 신호처리를 제어하며, 인터럽트 발생에 의하여 버스요구신호를 버스중재회로로 출력하여 시간코드 메모리의 사용권을 요구하는 중앙처리장치; 시간코드 발생기와 시간코드 읽음기와 중앙처리장치로부터 출력되는 신호를 버퍼링하는 복수개의 버퍼; 및 시간코드 발생기와 시간코드 읽음기와 중앙처리장치로부터 출력되는 버스요구신호를 입력받아, 시간코드 메모리의 액세스 우선순위에 입각하여 버스를 중재하는 버스중재회로를 포함한다.The present invention relates to a recording / reproducing apparatus for sharing a time code memory, comprising: a time code memory for storing time code data in accordance with a control signal output from a bus arbitration circuit; A time code generator for outputting a bus request signal to obtain a right to use the time code memory, and periodically generating the time code; A time code reader for periodically reading the time code according to a read request signal of the central processing unit and storing the time code in a time code memory; A central processing unit controlling signal processing throughout the system and outputting a bus request signal to the bus arbitration circuit upon generation of an interrupt, thereby requesting a right to use a timecode memory; A plurality of buffers buffering signals output from the timecode generator, the timecode reader and the central processing unit; And a bus arbitration circuit which receives a time code generator, a time code reader, and a bus request signal output from the central processing unit, and arbitrates the bus based on the access priority of the time code memory.

따라서, 본 발명은 시간코드 발생기와 시간코드 읽음기와 중앙처리장치가 하나의 시간코드 메모리를 공유하므로써 회로의 복잡성을 줄여 제품의 단가를 줄일 수 있다.Therefore, the present invention can reduce the complexity of the circuit by reducing the complexity of the product by the time code generator, the time code reader and the central processing unit share a single time code memory.

Description

시간코드 메모리를 공유하는 기록/재생장치Recording / playback device sharing timecode memory

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 일반적인 기록/재생장치의 구성을 보인 도면.1 is a diagram showing the configuration of a general recording / reproducing apparatus.

제2도는 본 발명에 의한 시간코드 메모리를 공유하는 기록/재생장치의 구성을 보인 도면.2 is a diagram showing the configuration of a recording / reproducing apparatus for sharing a timecode memory according to the present invention.

Claims (3)

버스중재회로로부터 출력되는 제어신호에 따라서 시간코드 데이타를 저장하거나 출력되는 시간코드 메모리; 버스요구신호를 버스중재회로로 출력하여 시간코드 메모리의 사용권을 획득하며, 상기 시간코드 메모리에 저장된 시간코드를 참조하여 새로운 시간코드를 주기적으로 발생하는 시간코드 발생기; 버스요구신호를 버스중재회로로 출력하여 상기 시간코드 메모리의 사용권을 획득하며, 중앙처리장치의 읽음요구신호에 따라서 주기적으로 시간코드를 읽어 상기 시간코드 메모리에 저장하는 시간코드 읽음기; 시스템 전반에 걸쳐서 신호처리를 제어하며, 인터럽트를 발생하여 시간코드 발생기와 시간코드 읽음기로 출력하는 중앙처리장치; 상기 시간코드 발생기와 상기 시간코드 읽음기와 상기 중앙처리장치로부터 출력되는 신호를 버퍼링하는 복수개의 버퍼; 및 상기 시간코드 발생기와 상기 시간코드 읽음기와 상기 중앙처리장치로부터 출력되는 버스요구신호를 입력받아, 상기 시간코드 메모리의 액세스 우선순위에 입각하여 버스를 중재하는 버스중재회로를 포함함을 특징으로 하는 시간코드 메모리를 공유하는 기록/재생장치.A time code memory for storing or outputting time code data in accordance with a control signal output from the bus arbitration circuit; A time code generator for outputting a bus request signal to the bus arbitration circuit to obtain a right to use the time code memory, and periodically generating a new time code with reference to the time code stored in the time code memory; A time code reader for outputting a bus request signal to a bus arbitration circuit to obtain a use right of the time code memory, and periodically reading a time code according to a read request signal of a central processing unit and storing the time code memory in the time code memory; A central processing unit controlling signal processing throughout the system and generating an interrupt and outputting the interrupt to a timecode generator and a timecode reader; A plurality of buffers for buffering the time code generator, the time code reader, and a signal output from the central processing unit; And a bus arbitration circuit which receives the time code generator, the time code reader, and a bus request signal output from the central processing unit, and arbitrates a bus based on an access priority of the time code memory. Recording / playback device sharing timecode memory. 제1항에 있어서, 상기 버스중재회로는 버스요구신호를 입력받아 상기 복수개의 버퍼를 온/오프하여 상기 시간코드 메모리 버스의 소유권을 중재함을 특징으로 하는 시간코드 메모리를 공유하는 기록/재생장치.2. The recording / playback apparatus as claimed in claim 1, wherein the bus arbitration circuit receives a bus request signal and arbitrates ownership of the timecode memory bus by turning on / off the plurality of buffers. . 제1항에 있어서, 상기 버스중재회로의 시간코드 메모리 액세스 우선순위는 시간코드 발생기 또는 시간코드 읽음기가 중앙처리장치에 우선함을 특징으로 하는 시간코드 메모리를 공유하는 기록/재생장치.2. The recording / playback apparatus as claimed in claim 1, wherein the timecode memory access priority of the bus arbitration circuit is that the timecode generator or timecode reader has priority over the central processing unit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950048067A 1995-12-09 1995-12-09 Recording/reproducing device having simple circuit structure by one time code memory KR0165349B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950048067A KR0165349B1 (en) 1995-12-09 1995-12-09 Recording/reproducing device having simple circuit structure by one time code memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950048067A KR0165349B1 (en) 1995-12-09 1995-12-09 Recording/reproducing device having simple circuit structure by one time code memory

Publications (2)

Publication Number Publication Date
KR970050972A true KR970050972A (en) 1997-07-29
KR0165349B1 KR0165349B1 (en) 1999-03-20

Family

ID=19438827

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950048067A KR0165349B1 (en) 1995-12-09 1995-12-09 Recording/reproducing device having simple circuit structure by one time code memory

Country Status (1)

Country Link
KR (1) KR0165349B1 (en)

Also Published As

Publication number Publication date
KR0165349B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
KR920008598A (en) Memory controller for accessing memory in direct or interleaved mode and data processing system having same
KR880013073A (en) Memory system
KR860000595A (en) Memory access control method for information processing device
KR860004349A (en) Process I / O Device of Sequence Controller
KR890016462A (en) Control data generator
KR970050972A (en) Recording / playback device sharing timecode memory
KR880006592A (en) Memory access controller
KR950006614A (en) Priority control method for memory usage request and its device
JP2923330B2 (en) Memory access control circuit of RISC processor
KR930004866A (en) High speed data transmission and reception interface circuit and method
KR950025550A (en) SRAM Sharing Device in Computer Systems
KR950010615Y1 (en) Data access device using dma cycle pause period
KR920009444B1 (en) Memory system with two bus structure
KR930002960A (en) Common memory access device between different processors
JPH01220955A (en) Digital audible tone generator
KR970071242A (en) Data path control device of a multiprocessing system
KR970012172A (en) BUS CONTROLLER DEVICE FOR MULTI-Microprocessors
KR970049590A (en) Memory read and write control device
KR19980036421A (en) Time code processing device for simultaneous recording / playback of video recording / playback devices
KR910017291A (en) Old Data Processing Circuit
KR940022266A (en) Data transmission control signal generator
KR960025610A (en) Sound source generator
KR920018590A (en) Data communication circuit between data terminal and central controller
KR960036747A (en) Parallel processing variable length decoding device
KR940024588A (en) Computer Data Multiprocessing System

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070830

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee