KR930002960A - Common memory access device between different processors - Google Patents

Common memory access device between different processors Download PDF

Info

Publication number
KR930002960A
KR930002960A KR1019910011489A KR910011489A KR930002960A KR 930002960 A KR930002960 A KR 930002960A KR 1019910011489 A KR1019910011489 A KR 1019910011489A KR 910011489 A KR910011489 A KR 910011489A KR 930002960 A KR930002960 A KR 930002960A
Authority
KR
South Korea
Prior art keywords
processors
address
arbitration logic
common memory
logic unit
Prior art date
Application number
KR1019910011489A
Other languages
Korean (ko)
Inventor
최원근
Original Assignee
정장호
금성정보통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정장호, 금성정보통신 주식회사 filed Critical 정장호
Priority to KR1019910011489A priority Critical patent/KR930002960A/en
Publication of KR930002960A publication Critical patent/KR930002960A/en

Links

Landscapes

  • Multi Processors (AREA)

Abstract

내용 없음.No content.

Description

다른 기종 프로세서간의 공용 메모리 액세스 장치Shared memory access device between different processor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 의한 공용 메모리 액세스 장치의 블록구성도,2 is a block diagram of a common memory access device according to the present invention;

제3도는 본 발명에 의한 공용 메모리 액세스장치의 상세회로도,3 is a detailed circuit diagram of a common memory access device according to the present invention;

제4도는 본 발명의 공용 메모리 액세스장치에 적용되는 중재 논리회로의 동작을 설명하기 위한 상태 다이어그램.4 is a state diagram for explaining the operation of the arbitration logic circuit applied to the common memory access device of the present invention.

Claims (2)

각 프로세서(10), (20)의 어드레스를 해독하여 중재논리부(18)의 요구신호를 생성하는 어드레스 디코더(12), (13)와, 중재논리부(18)의 로직신호(68ak), (PCak)에 따라 각 프로세서(10), (20)의 데이터를 일시적으로 기록 또는 기록데이타를 출력시키는 버퍼(11), (14)와, 상기 각 프로세서(10), (20)의 어드레스들 중 어떤 어드레스를 공용 메모리(16) 의 어드레스로 사용할 것인가를 결정하는 멀티플렉서(15)와, 시스템클록(SYSCLK)에 동기되어 어드레스에 의한 공용 메모리(16) 및 중재논리부(18)의 결과신호들을 동기화시키는 다단 D플립플롭(17)과, 상기 어드레스디코더(12), (13)로부터 신호를 입력받아 상기 멀티 플렉서(15)를 제어하는 동시에 선택적으로 버퍼(11), (14)를 열어 액세스하도록 중재하는 중재논리부(18)로 구성됨을 특징으로 하는 다른 기종 프로세서 간의 공용 메모리 액세스장치.Address decoders 12 and 13 for decoding the addresses of the processors 10 and 20 to generate the request signal of the arbitration logic unit 18, the logic signals 68ak of the arbitration logic unit 18, According to the PCak, among the buffers 11 and 14 for temporarily recording or outputting data of the processors 10 and 20, and among the addresses of the processors 10 and 20, The multiplexer 15 determines which address to use as the address of the common memory 16, and synchronizes the result signals of the common memory 16 and the arbitration logic unit 18 by the address in synchronization with the system clock SYSCLK. Control the multiplexer 15 by receiving signals from the multi-stage D flip-flop 17 and the address decoders 12 and 13, and selectively opening and accessing the buffers 11 and 14, respectively. A common memo between different types of processors, characterized in that it consists of an arbitration logic section 18 that arbitrates The access device. 제1항에 있어서, 상기 중재논리부(18)는 복수개의 팔(PAL1)(PAL2)로 구성됨을 특징으로 하는 다른기종 프로세서간의 공용 메모리 액세스 장치.2. The apparatus of claim 1, wherein the arbitration logic unit comprises a plurality of arms PAL 1 and PAL 2 . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910011489A 1991-07-08 1991-07-08 Common memory access device between different processors KR930002960A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910011489A KR930002960A (en) 1991-07-08 1991-07-08 Common memory access device between different processors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910011489A KR930002960A (en) 1991-07-08 1991-07-08 Common memory access device between different processors

Publications (1)

Publication Number Publication Date
KR930002960A true KR930002960A (en) 1993-02-23

Family

ID=67440860

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910011489A KR930002960A (en) 1991-07-08 1991-07-08 Common memory access device between different processors

Country Status (1)

Country Link
KR (1) KR930002960A (en)

Similar Documents

Publication Publication Date Title
KR860006743A (en) Data processing systems
KR920008598A (en) Memory controller for accessing memory in direct or interleaved mode and data processing system having same
KR890017615A (en) Multiprocessor System with Multiport Cache Memory
KR930002960A (en) Common memory access device between different processors
KR910006852A (en) Memory control system and method
KR960001999A (en) Memory bank select circuit
KR950025548A (en) Besa Local Bus and Isa Bus
KR930001217A (en) Semiconductor memory
KR100233100B1 (en) Time division accessing data communicaton device in multiple processor
KR0127559Y1 (en) Memory access apparatus using buffer
KR930008614A (en) Communication system using dual port ram
KR940022285A (en) Data processing system and processor used in it
KR970071298A (en) Shared memory access device and its connection method
KR950012232A (en) Local block transmission circuit in VM bus interface board
KR930004866A (en) High speed data transmission and reception interface circuit and method
KR960030082A (en) RAM access unit in the hard disk controller
KR950020184A (en) Common Memory Access Control Circuit in Multiprocessor System
JPS6429144A (en) Packet switch using ram arbiter
KR950015098A (en) Multiprocessor Common Memory Access Device
KR960015242A (en) Input and output device of memory board
KR910012941A (en) Inter-processor communication using dual port
KR930010727A (en) DMA address expansion unit of computer system
KR970050972A (en) Recording / playback device sharing timecode memory
KR970049590A (en) Memory read and write control device
KR930014111A (en) Interface device for data sharing of system

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination