KR930008614A - Communication system using dual port ram - Google Patents
Communication system using dual port ram Download PDFInfo
- Publication number
- KR930008614A KR930008614A KR1019910018222A KR910018222A KR930008614A KR 930008614 A KR930008614 A KR 930008614A KR 1019910018222 A KR1019910018222 A KR 1019910018222A KR 910018222 A KR910018222 A KR 910018222A KR 930008614 A KR930008614 A KR 930008614A
- Authority
- KR
- South Korea
- Prior art keywords
- dual port
- port ram
- output
- decoder
- communication system
- Prior art date
Links
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Abstract
본 발명은 듀얼포트램을 이용하여 서로다른 두 프로세서 사이에 데이타를 교환 및 통신할수 있도록 한 듀얼포트램을 이용한 통신시스템에 관한 것이다.The present invention relates to a communication system using a dual port RAM to exchange and communicate data between two different processors using the dual port RAM.
상기와 같은 본 발명은 듀얼포트램의 내부에 메모리와 액세스 상태를 나타내는 세모터(Semaphore)레지스터로 구성하여 내부레지스터값이 "1"이면 어느 프로세서라도 메모리 액세그 가능하며 "0" 이면 어느 하나의 프로세서가 엑세스하고 있는 상태를 나타내므로 레지스티값이 "1" 이 될때까지 기다리게 하여 두개의 프로세서가 충돌없이 액세스할수 있도록 하여 프로세서 사이의 데이타를 상호 교환 및 통신할수 있도록 한 효과가 있다.As described above, the present invention is composed of a semaphore register indicating a memory and an access state in the dual port RAM, so that any processor can access the memory if the internal register value is "1", and if any one is "0", Since it represents the state that the processor is accessing, it has the effect of waiting for the register value to be "1" so that the two processors can access without conflict and exchange data with each other.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
첨부된 도면은 본 발명 듀얼포트램을 이용한 통신시스템의 구성도이다.The accompanying drawings are a block diagram of a communication system using the dual port RAM of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910018222A KR930008614A (en) | 1991-10-16 | 1991-10-16 | Communication system using dual port ram |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910018222A KR930008614A (en) | 1991-10-16 | 1991-10-16 | Communication system using dual port ram |
Publications (1)
Publication Number | Publication Date |
---|---|
KR930008614A true KR930008614A (en) | 1993-05-21 |
Family
ID=67348430
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910018222A KR930008614A (en) | 1991-10-16 | 1991-10-16 | Communication system using dual port ram |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930008614A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100344217B1 (en) * | 2000-07-04 | 2002-07-20 | 주식회사 케이이씨메카트로닉스 | Commnication interface circuit using dual port memory |
-
1991
- 1991-10-16 KR KR1019910018222A patent/KR930008614A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100344217B1 (en) * | 2000-07-04 | 2002-07-20 | 주식회사 케이이씨메카트로닉스 | Commnication interface circuit using dual port memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860006743A (en) | Data processing systems | |
KR960032172A (en) | Computer systems | |
KR910006856A (en) | Microcomputers Dynamically Perform Bus Control Using Address Registers | |
KR910005154A (en) | Pipelined Write Buffer Registers | |
KR890017615A (en) | Multiprocessor System with Multiport Cache Memory | |
KR920004946A (en) | VGA input / output port access circuit | |
KR930008614A (en) | Communication system using dual port ram | |
KR910006852A (en) | Memory control system and method | |
KR910010340A (en) | Expansion addressing circuit and adapter card | |
KR940004446A (en) | Bus interface device | |
KR930014039A (en) | Secondary Cache Controller in Hierarchical Cache System | |
KR950012222A (en) | Cache Memory Sharing Dual Processor Board | |
KR960002006A (en) | Cache Memory Filtering Device of Multiprocessor | |
JPH0233649A (en) | Multi-master processor device | |
JPS56121155A (en) | Address coincidence detection circuit | |
KR910012928A (en) | Computer memory expansion system | |
KR960025066A (en) | Dual port memory system using commercial DRAM | |
JPH01154272A (en) | Multiprocessor device | |
KR930002960A (en) | Common memory access device between different processors | |
JPS55112661A (en) | Memory control unit | |
KR910001566A (en) | Common Memory Access | |
KR910012951A (en) | Data Transmission Method in Multiprocessor System | |
KR950015098A (en) | Multiprocessor Common Memory Access Device | |
KR910012941A (en) | Inter-processor communication using dual port | |
KR900012453A (en) | Interprocessor communication circuit using dual port memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |