KR970050696A - Head Selection Circuit of Floppy Disk Drive System - Google Patents
Head Selection Circuit of Floppy Disk Drive System Download PDFInfo
- Publication number
- KR970050696A KR970050696A KR1019950049159A KR19950049159A KR970050696A KR 970050696 A KR970050696 A KR 970050696A KR 1019950049159 A KR1019950049159 A KR 1019950049159A KR 19950049159 A KR19950049159 A KR 19950049159A KR 970050696 A KR970050696 A KR 970050696A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- flip
- flop
- level
- block selection
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B19/00—Driving, starting, stopping record carriers not specifically of filamentary or web form, or of supports therefor; Control thereof; Control of operating function ; Driving both disc and head
- G11B19/02—Control of operating function, e.g. switching from recording to reproducing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B33/00—Constructional parts, details or accessories not provided for in the other groups of this subclass
- G11B33/12—Disposition of constructional parts in the apparatus, e.g. of power supply, of modules
- G11B33/121—Disposition of constructional parts in the apparatus, e.g. of power supply, of modules the apparatus comprising a single recording/reproducing device
- G11B33/122—Arrangements for providing electrical connections, e.g. connectors, cables, switches
Landscapes
- Digital Magnetic Recording (AREA)
Abstract
본 발명은 플로피 디스크 구동 시스템의 헤드 선택회로를 공개한다. 그 회로는 제1 및 2플립플롭 신호에 따라 두개의 헤드 중 하나를 선택하고, 제1 및 2제어신호에 따라 두 개의 사이드중 하나를 선택하는 비교기와, 쓰기 리셋신호를 출력하는 플립플롭과, 제1레벨의 블럭선택신호를 입력하여 제1레벨의 제1플립플롭 신호를 출력하고, 제2레벨의 제2플립플롭 신호를 출력하며, 쓰기 리셋 신호에 응답하여 리셋되는 제1신호발생수단과, 제2레벨의 블록선택신호를 입력하여 제2레벨의 제1플립플롭 신호를 출력하고, 제1레벨의 제2플립플롭 신호를 출력하며, 쓰기 리셋 신호에 응답하여 리셋되는 제2신호발생수단과, 및 블록선택신호를 선택적으로 제1 및 2 신호 발생수단들로 공급하는 블록선택수단으로 구성되고, 제1제어신호 또는 제2제어신호중 하나를 블록선택신호로 선택하는 것을 특징으로 하고, 종래의 헤드 선택회로가 랜덤하게 헤드를 선택하는데 반하여, 간단한 논리회로를 종래의 헤드 선택회로에 부가하여 쓰기 리셋 기능을 수행할 수 있고, 원하는 사이드의 원하는 헤드를 선택할 수 있는 효과가 있다.The present invention discloses a head selection circuit of a floppy disk drive system. The circuit includes a comparator for selecting one of two heads according to the first and second flip-flop signals, a one of two sides according to the first and second control signals, a flip-flop for outputting a write reset signal, First signal generating means for inputting a block selection signal of a first level to output a first flip-flop signal of a first level, a second flip-flop signal of a second level, and reset in response to a write reset signal; Second signal generating means for inputting a block selection signal of a second level to output a first flip-flop signal of a second level, to output a second flip-flop signal of a first level, and to be reset in response to a write reset signal; And block selection means for selectively supplying the block selection signal to the first and second signal generating means, wherein one of the first control signal and the second control signal is selected as the block selection signal. Head selection circuit Whereas in bushes selecting the head, and a simple logic circuit to perform a write reset function in addition to the conventional head selection circuit, there is an effect that it is possible to select the desired head of the desired side.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 의한 헤드 선택회로의 블록도이다.2 is a block diagram of a head selection circuit according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950049159A KR0174495B1 (en) | 1995-12-13 | 1995-12-13 | Head selection circuit for fdd system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950049159A KR0174495B1 (en) | 1995-12-13 | 1995-12-13 | Head selection circuit for fdd system |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970050696A true KR970050696A (en) | 1997-07-29 |
KR0174495B1 KR0174495B1 (en) | 1999-04-15 |
Family
ID=19439525
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950049159A KR0174495B1 (en) | 1995-12-13 | 1995-12-13 | Head selection circuit for fdd system |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0174495B1 (en) |
-
1995
- 1995-12-13 KR KR1019950049159A patent/KR0174495B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0174495B1 (en) | 1999-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1216071A (en) | Computer speed control | |
KR900008436A (en) | Digital audio signal generator and data processing device | |
KR960008489A (en) | L.C.D control signal output circuit when data enable signal is input | |
KR930014040A (en) | Address transition detection circuit | |
MY121747A (en) | Method and device for recording and reproducing data | |
KR970050696A (en) | Head Selection Circuit of Floppy Disk Drive System | |
KR930018536A (en) | Mononal channel setting circuit in stereo dedicated audio device | |
KR970705144A (en) | PARTITIONED DECODER CIRCUIT FOR LOW POWER OPERATION | |
KR970029812A (en) | Column selection signal control circuit | |
KR870003503A (en) | Writing circuit for EPROM of microcomputer | |
KR910010327A (en) | Floppy Disk Controller with DMA Verification | |
KR940010030A (en) | Floppy disk controller | |
KR960038621A (en) | Optimal Data Generator for RAM Test | |
KR970007666A (en) | System control signal transmission circuit | |
KR980006847A (en) | Monostable Multivibrator | |
KR940001160A (en) | Signal processing structure to preselect memory address data | |
KR970051111A (en) | Memory control circuit | |
KR970008007A (en) | Brake circuit in compact disc player for better track jumping | |
KR960039647A (en) | Pulse generator with variable delay element | |
KR920003301A (en) | Data input circuit of dual port memory device | |
KR970060160A (en) | One-chip circuit for shock control and graphic control | |
KR940020224A (en) | DRAM initialization circuit | |
KR950006614A (en) | Priority control method for memory usage request and its device | |
KR940012145A (en) | Redundancy Status Decision Circuit of Redundancy System | |
KR970017695A (en) | Semiconductor memory device capable of speed improvement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20051007 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |