KR970049315A - High speed counter board built with VME bus system - Google Patents

High speed counter board built with VME bus system Download PDF

Info

Publication number
KR970049315A
KR970049315A KR1019950055954A KR19950055954A KR970049315A KR 970049315 A KR970049315 A KR 970049315A KR 1019950055954 A KR1019950055954 A KR 1019950055954A KR 19950055954 A KR19950055954 A KR 19950055954A KR 970049315 A KR970049315 A KR 970049315A
Authority
KR
South Korea
Prior art keywords
signal
vme
bus system
high speed
vme bus
Prior art date
Application number
KR1019950055954A
Other languages
Korean (ko)
Other versions
KR100206358B1 (en
Inventor
이철호
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950055954A priority Critical patent/KR100206358B1/en
Publication of KR970049315A publication Critical patent/KR970049315A/en
Application granted granted Critical
Publication of KR100206358B1 publication Critical patent/KR100206358B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0044—Versatile modular eurobus [VME]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

본 발명은 브이엠이(VME)버스시스템으로 구축한 고속카운터보드에 관한 것이다.본 발명은 종래의 카운터보드의 문제점인 컴퓨터의 데이타 처리속도가 느리다는 것과 다중처리가 불가능한 것을 해결하기 위해서 브이엠이(VME)버스방식을 고속카운터보드에 적용함으로써,다중처리(Multi-Processing)가 가능해짐과 동시에 처리효율을 향상시킬 수 있는 것이다.The present invention relates to a high-speed counter board constructed by a VME bus system. The present invention relates to a solution of a conventional counter board, which is slow in data processing and that multiple processing is impossible. By applying this (VME) bus method to high-speed counter boards, multi-processing is possible and processing efficiency can be improved.

Description

브이엠이(VME)버스시스템으로 구축한 고속카운터보드High speed counter board built with VME bus system

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 종래 카운터보드의 인터페이싱방법을 설명하기 위한 회로구성을 보이는 블록도.1 is a block diagram showing a circuit configuration for explaining a conventional counterboard interfacing method.

제2도는 본 발명에 따른 브이엠이(VME)버스시스템으로 구축한 고속카운터보드의 구성을 보이는 블록도.2 is a block diagram showing the configuration of a high speed counter board constructed with a VME (VME) bus system according to the present invention.

Claims (3)

입력레벨제어신호(SL)와,스위치선택신호(SSC)와,계수제어신호등의 로직제어신호(SC)및 데이타신호(SD)를 VME버스방식에 의해 고속카운터보드와 인터페이싱하는 VME버스시스템;상기 VME버스시스템에 의해서 제어되어 입력신호를 선택한 후 계수하고 그 결과를 VME버스시스템으로 전송하는 고속카운터보드를 구비함을 특징으로 하는 브이엠이(VME)버스시스템으로 구축한 고속카운터 보드.A VME bus system for interfacing an input level control signal SL, a switch selection signal SSC, a logic control signal SC and a data signal SD such as a coefficient control signal with a high speed counter board by a VME bus method; A high speed counter board constructed with a VME bus system, characterized by a high speed counter board that is controlled by the VME bus system, selects and counts an input signal, and transmits the result to the VME bus system. 제1항에 있어서,상기 VME버스시스템은 시스템은 및 계수프로그램에 따라서 카운터보드의 전체블록을 제어하는 VME제어보드(10)와,상기 VME제어보드(10)의 어드레스,데이타 및 제어신호를 주변 회로블록들과 접속시키는 VME접속부(20)와,상기 VME접속부(20)를 통한 어드레스,데이타 및 제어신호를 입력받고,상기 입력된 어드레스값이 기준데이타와 동일한 경우에 칩셀렉터신호(CS)등의 제어로직신호를 출력하는 어드레스디코드 로직부(30);상기 VME접속부(20)를 통한 어드레스신호와,어드레스 디코드로직부(30)의 데이타 및 제어신호를 입력받아서 상기 제어신호에 따라 입력처리부(50)로 입력레벨제어신호(SL)와 스위치제어신호(SSC)를 전송하고,카운터부(60)로 계수제어신호(SCC)를 전송한 후 그 계수결과신호(SC)를 전송받아 어드레스 디코드로직부(30)로 전송하는 VME제어로직부(40)로 구성함을 특징으로 하는 브이엠이(VME)버스시스템으로 구축한 고속카운터보드.The VME bus system according to claim 1, wherein the VME bus system includes a VME control board 10 for controlling the entire block of the counter board in accordance with a counting program, and an address, data, and control signals of the VME control board 10. A VME connection unit 20 for connecting to the circuit blocks, and an address, data, and control signal through the VME connection unit 20 are received, and the chip selector signal CS or the like when the input address value is the same as the reference data; An address decode logic unit 30 for outputting a control logic signal of the address signal; 50, the input level control signal SL and the switch control signal SSC are transmitted, and the counter control signal SCC is transmitted to the counter 60, and then the count result signal SC is received to receive the address decode. VME to send to the direct part 30 High-speed counter board is V M, characterized in that the composed language hollow weave portion 40 is constructed by (VME) bus system. 제1항에 있어서,상기 고속카운터보드는 VME버스시스템으로부터 입력레벨제어신호(SL)과 스위치제어신호(SSC)를 입력받아서,이 신호에 의해서 3개의 입력단자중에 적어도 하나를 선택하고,선택된 입력단자로 입력되는 신호를 디지탈신호로 변환시킨 다음에 이 디지탈신호와 어드레스신호를 카운터부(60)로 출력하는 입력신호처리부(50)와, 상기 기준클록신호(Sref)에 의해서 상기 입력되는 데이타신호를 계수하여 그 결과를 VME 제어로직부(40)로 출력하는 카운트부(60)를 구비함을 특징으로 하는 브이엠이(VME)버스시스템으로 구축한 고속카운터보드.According to claim 1, The high speed counter board receives an input level control signal (SL) and a switch control signal (SSC) from the VME bus system, by selecting at least one of the three input terminals by the signal, the selected input An input signal processor 50 for converting the signal inputted to the terminal into a digital signal and then outputting the digital signal and the address signal to the counter unit 60, and the data signal inputted by the reference clock signal Sref. A high speed counter board constructed with a VME bus system, comprising: a count unit 60 for counting and outputting the result to the VME control logic unit 40. ※ 참고사항: 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the original application.
KR1019950055954A 1995-12-26 1995-12-26 High speed counter board constructed by vme bus system KR100206358B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950055954A KR100206358B1 (en) 1995-12-26 1995-12-26 High speed counter board constructed by vme bus system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950055954A KR100206358B1 (en) 1995-12-26 1995-12-26 High speed counter board constructed by vme bus system

Publications (2)

Publication Number Publication Date
KR970049315A true KR970049315A (en) 1997-07-29
KR100206358B1 KR100206358B1 (en) 1999-07-01

Family

ID=19444111

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950055954A KR100206358B1 (en) 1995-12-26 1995-12-26 High speed counter board constructed by vme bus system

Country Status (1)

Country Link
KR (1) KR100206358B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100321905B1 (en) * 1999-12-23 2002-01-29 신현준 FIP master board for mounting on a VME bus
KR100366048B1 (en) * 1996-03-19 2003-03-06 삼성탈레스 주식회사 Data transmitting apparatus of vme board
KR102405582B1 (en) 2021-10-14 2022-06-03 문진엽 Arm bar assembly device of wiper for vehicle

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100366048B1 (en) * 1996-03-19 2003-03-06 삼성탈레스 주식회사 Data transmitting apparatus of vme board
KR100321905B1 (en) * 1999-12-23 2002-01-29 신현준 FIP master board for mounting on a VME bus
KR102405582B1 (en) 2021-10-14 2022-06-03 문진엽 Arm bar assembly device of wiper for vehicle

Also Published As

Publication number Publication date
KR100206358B1 (en) 1999-07-01

Similar Documents

Publication Publication Date Title
KR900006853A (en) Microprocessor
KR910008565A (en) Branch control circuit
KR970049315A (en) High speed counter board built with VME bus system
KR970068365A (en) Communication control device and communication system using the same
KR920020981A (en) Magnetic field moving coil selector for measuring multiple points on the color water pipe screen
KR920006870A (en) Data processing device
KR970049316A (en) Video trigger board built with VME bus system
JPS5730196A (en) Information processor
KR100292622B1 (en) Semiconductor memory device and method for coding signal of the same
KR100365759B1 (en) Dual command processing decoder including buffer terminal
SU1198527A1 (en) Device for information input in computer
KR860003531Y1 (en) Hangul(korean character) code selector
JPS57191753A (en) Register controlling system
KR940008855B1 (en) Access timing setting apparatus for i/o device
JPS56153574A (en) Memory device
KR100267767B1 (en) Interrupt generator
RU2020744C1 (en) Universal modulo-m parallel counter-decoder of bits in n-bit binary code
KR900000765A (en) High-speed processing circuit for data demand of POS system
EP0264740A3 (en) Time partitioned bus arrangement
JPS6476251A (en) Data bus terminal equipment
KR900013407A (en) Interrupt Expansion Circuit of Microprocessor
KR860004361A (en) Multiprocessor system
JPS56159723A (en) Clock switching control system
JPS56164431A (en) Control system for interrupting priority
JPS578855A (en) Interruption processing system

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee