KR970049309A - I / O Pin Count Expansion Unit of Computer System - Google Patents

I / O Pin Count Expansion Unit of Computer System Download PDF

Info

Publication number
KR970049309A
KR970049309A KR1019950048656A KR19950048656A KR970049309A KR 970049309 A KR970049309 A KR 970049309A KR 1019950048656 A KR1019950048656 A KR 1019950048656A KR 19950048656 A KR19950048656 A KR 19950048656A KR 970049309 A KR970049309 A KR 970049309A
Authority
KR
South Korea
Prior art keywords
latch circuit
address
pin count
microprocessor
computer system
Prior art date
Application number
KR1019950048656A
Other languages
Korean (ko)
Inventor
진조철
Original Assignee
전성원
현대자동차 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 전성원, 현대자동차 주식회사 filed Critical 전성원
Priority to KR1019950048656A priority Critical patent/KR970049309A/en
Publication of KR970049309A publication Critical patent/KR970049309A/en

Links

Landscapes

  • Microcomputers (AREA)

Abstract

본 발명은 마이크로 프로세서의 기능을 변경하지 않고 입출력 핀수를 확장시켜 기존 마이크로프로세서의 소프트 웨어와 하드웨어를 그대로 활용하도록 하는 컴퓨터 시스템의 입출력 핀수 확장 장치에 관한 것이다.The present invention relates to an input / output pin count expansion device of a computer system that expands the input / output pin count without changing the function of the microprocessor so that the software and hardware of the existing microprocessor can be utilized as it is.

특히,본 발명은 마이크로 프로세서의 어드레스 및 데이타 버스 각각에 래치 회로각 및 어드레스 디코더를 결합시켜 래치 회로부 각각에 입출력부를 두도록 구성하였다.In particular, the present invention is configured such that the latch circuit angle and the address decoder are coupled to the address and data buses of the microprocessor, respectively, so that the input and output portions are placed in the latch circuit portions.

Description

컴퓨터 시스템의 입출력 핀수 확장 장치I / O Pin Count Expansion Unit of Computer System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 회로 블록도.1 is a circuit block diagram of the present invention.

Claims (1)

마이크로 프로세서(1)에 메모리(2)와 어드레스 디코더(3) 각각을 어드레스 버스에 의해 연결하고,상기 마이크로 프로세서(1)에 제1래치 회로부(4)를 어드레스/데이타 버스로 연결하는 시스템에 있어서,상기 어드레스/데이타 버스를 제2 및 제3래치 회로부(4A)(4B)에 각각 공통으로 연결하고,어드레스 디코더(3)와 제2래치 회로부(4A)를 리드 이네이블 단자(RDE)로써 연결하며,어드레스 디코더(3)와 제3래치 회로부(4B)를 라이트 이네이블 단자(WRE)로써 연결하여 입출력 핀 수를 늘리도록 함을 특징으로 하는 컴퓨터 시스템의 입출력 핀 수 확장장치.In the system that connects each of the memory 2 and the address decoder 3 to the microprocessor 1 by an address bus, and connects the first latch circuit 4 to the microprocessor 1 by an address / data bus. Connect the address / data bus to the second and third latch circuit portions 4A and 4B, respectively, and connect the address decoder 3 and the second latch circuit portion 4A to the lead enable terminal RDE. And increasing the number of input / output pins by connecting the address decoder (3) and the third latch circuit unit (4B) to the write enable terminal (WRE). ※ 참고사항: 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the original application.
KR1019950048656A 1995-12-12 1995-12-12 I / O Pin Count Expansion Unit of Computer System KR970049309A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950048656A KR970049309A (en) 1995-12-12 1995-12-12 I / O Pin Count Expansion Unit of Computer System

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950048656A KR970049309A (en) 1995-12-12 1995-12-12 I / O Pin Count Expansion Unit of Computer System

Publications (1)

Publication Number Publication Date
KR970049309A true KR970049309A (en) 1997-07-29

Family

ID=66594494

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950048656A KR970049309A (en) 1995-12-12 1995-12-12 I / O Pin Count Expansion Unit of Computer System

Country Status (1)

Country Link
KR (1) KR970049309A (en)

Similar Documents

Publication Publication Date Title
US6526464B1 (en) Mechanism to expand address space of a serial bus
KR970012168A (en) A data processing system for accessing an external device and a method for accessing an external device
KR0147703B1 (en) Layout circuit for plug/play in pci bus
KR970049309A (en) I / O Pin Count Expansion Unit of Computer System
KR970007572A (en) Power control circuit in computer expansion slot
KR970059914A (en) Flash memory system
KR970014002A (en) CONTROLLER FOR INITIATING INSERTION OF WAIT STATES ON A SIGNAL BUS
KR930006379B1 (en) Circuit for changing address in personal computer
KR100446282B1 (en) System bus interface circuit, especially related to operating both read and write processes at one cycle
KR0176655B1 (en) Arbitration circuit between multiprocessors
KR960018923A (en) Redundant control unit with internal bus extension
KR940004446A (en) Bus interface device
KR960036856A (en) Bus fault check circuit of digital signal processor board
KR950025548A (en) Besa Local Bus and Isa Bus
JPH03144840A (en) Chip selection system
KR930008614A (en) Communication system using dual port ram
JPH0462653A (en) Electronic computer and extension device module
KR890001105A (en) Memory circuit to improve the reliability of computer system
KR960025127A (en) Method and circuit using part of memory as input / output buffer
KR920010449A (en) Memory refresh control system when expansion unit is connected
JPH01319848A (en) Information processor
KR910005293A (en) Integrated device with bidirectional input / output structure
JPH0695975A (en) Ram accessing circuit
JPH0276044A (en) Memory constitution setting system
KR910012969A (en) Bidirectional parallel port

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination