KR910005293A - Integrated device with bidirectional input / output structure - Google Patents

Integrated device with bidirectional input / output structure Download PDF

Info

Publication number
KR910005293A
KR910005293A KR1019890012604A KR890012604A KR910005293A KR 910005293 A KR910005293 A KR 910005293A KR 1019890012604 A KR1019890012604 A KR 1019890012604A KR 890012604 A KR890012604 A KR 890012604A KR 910005293 A KR910005293 A KR 910005293A
Authority
KR
South Korea
Prior art keywords
input
output
circuit
signal
integrated device
Prior art date
Application number
KR1019890012604A
Other languages
Korean (ko)
Other versions
KR920001326B1 (en
Inventor
이희
남승장
박선근
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019890012604A priority Critical patent/KR920001326B1/en
Publication of KR910005293A publication Critical patent/KR910005293A/en
Application granted granted Critical
Publication of KR920001326B1 publication Critical patent/KR920001326B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

내용 없음No content

Description

양방향성 입출력구조를 가지는 집적소자Integrated device with bidirectional input / output structure

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명의 집적소자를 나타낸 집적소자의 내부회로도이다.2 is an internal circuit diagram of an integrated device showing an integrated device of the present invention.

Claims (2)

공통으로 사용되는 입출력포트(3)와, 상기 입출력포트(3)에 연결되고 데이타버스(5)의 상태신호를 출력시키는 출력회로(1)와, 상기 입출력포트(3)에 연결되고 입력되는 상태신호를 데이타 버스(5)로 출력시키는 입력회로(2)로 구성되고, 입출력선택단자(5)에 인가되는 입출력선택신호를 가지고 입력회로(2) 및 출력회로(1)가 서로 상반되어 동작하게 구성시킨 집적회로에 있어서, 상기한 출력회로(1) 및 입력회로(2)에 전단에 칩보호신호에 의하여 동작제어되는 게이트수단이 더 포함되게 구성시킨 양방향성 입출력구조를 가지는 집적소자.An input / output port 3 commonly used, an output circuit 1 connected to the input / output port 3 and outputting a state signal of the data bus 5, and a state connected to and input to the input / output port 3 And an input circuit (2) for outputting a signal to the data bus (5), and having an input / output selection signal applied to the input / output selection terminal (5) so that the input circuit (2) and the output circuit (1) operate opposite to each other. An integrated circuit having a bidirectional input / output structure in which the output circuit (1) and the input circuit (2) are configured to further include a gate means that is controlled by a chip protection signal at the front end. 제1항에 있어서, 게이트수단은, 상기한 출력회로(1)의 전단에 연결되는 노아게이트(NO2)와, 상기한 입력회로(2)의 전단에 연결되는 노아게이트(NO1)를 가지고 입출력선택신호와 칩보호신호에 의하여 출력신호(1) 및 입력회로(2)의 동작에 제어되게 구성시킨 양방향성 입출력구조를 가지는 집적소자.2. The input and output selection according to claim 1, wherein the gate means has a noar gate NO2 connected to the front end of the output circuit 1 and a noar gate NO1 connected to the front end of the input circuit 2. An integrated device having a bidirectional input / output structure configured to be controlled to control the output signal (1) and the input circuit (2) by a signal and a chip protection signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890012604A 1989-08-29 1989-08-29 Integrated device having bidirectional i/o structure KR920001326B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890012604A KR920001326B1 (en) 1989-08-29 1989-08-29 Integrated device having bidirectional i/o structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890012604A KR920001326B1 (en) 1989-08-29 1989-08-29 Integrated device having bidirectional i/o structure

Publications (2)

Publication Number Publication Date
KR910005293A true KR910005293A (en) 1991-03-30
KR920001326B1 KR920001326B1 (en) 1992-02-10

Family

ID=19289529

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890012604A KR920001326B1 (en) 1989-08-29 1989-08-29 Integrated device having bidirectional i/o structure

Country Status (1)

Country Link
KR (1) KR920001326B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100913891B1 (en) * 2003-07-16 2009-08-26 삼성전자주식회사 Low power register apparatus having two-way gating structure and method for receiving signal using that

Also Published As

Publication number Publication date
KR920001326B1 (en) 1992-02-10

Similar Documents

Publication Publication Date Title
KR890012385A (en) Semiconductor integrated circuit
KR860002870A (en) Integrated circuit devices
KR920002393A (en) Automotive Input Interface
KR910005293A (en) Integrated device with bidirectional input / output structure
KR950003997A (en) Automatic recognition device of memory map type I / O area
KR910012969A (en) Bidirectional parallel port
KR910012884A (en) Keypad switch input system
KR930020843A (en) Clock signal selection circuit
KR910010836A (en) Level transfer circuit
KR910021050A (en) Decoder circuit
KR920015200A (en) Memory modules
KR970002555A (en) External Floppy Disk Driver Device Using Parallel Port
KR910013276A (en) Semiconductor integrated circuit device
KR900013721A (en) TTL NAND-Gake for Improved Latency
KR910010325A (en) Data transmission system using personal computer
KR870006468A (en) SRAM Dual Access Control Circuit Using Counter
KR910010875A (en) Logic circuit
KR880008158A (en) Memory protection circuit
KR890007583A (en) Write Prohibition Circuit for Protected Area in Video Memory
KR910003503A (en) Memory Capacity Expansion Unit
KR930017314A (en) Address decoding method and circuit
KR890012450A (en) Logic circuit
KR930005359A (en) Power-on reset circuit
KR880005527A (en) Recovery time control circuit
KR920004972A (en) Chip Enable Signal Control Circuit of Dual Port Memory Devices

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070125

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee