KR970013190A - Semiconductor device manufacturing method - Google Patents

Semiconductor device manufacturing method Download PDF

Info

Publication number
KR970013190A
KR970013190A KR1019950024980A KR19950024980A KR970013190A KR 970013190 A KR970013190 A KR 970013190A KR 1019950024980 A KR1019950024980 A KR 1019950024980A KR 19950024980 A KR19950024980 A KR 19950024980A KR 970013190 A KR970013190 A KR 970013190A
Authority
KR
South Korea
Prior art keywords
insulating film
forming
film pattern
region
semiconductor device
Prior art date
Application number
KR1019950024980A
Other languages
Korean (ko)
Other versions
KR0167253B1 (en
Inventor
김영관
Original Assignee
문정환
엘지반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 엘지반도체 주식회사 filed Critical 문정환
Priority to KR1019950024980A priority Critical patent/KR0167253B1/en
Publication of KR970013190A publication Critical patent/KR970013190A/en
Application granted granted Critical
Publication of KR0167253B1 publication Critical patent/KR0167253B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology

Abstract

본 발명은 반도체 소자 제조방법에 관한 것으로, 활성영역과 소자격리영역이 정의된 반도체 기판 상의 소자 격리영역에 절연막 패턴을 형성하는 공정과; 상기 절연막 패턴을 포함한 기판에 산소 이온주입 후 상기 절연막 패턴을 제거하는 공정과; 열처리를 통하여 산소 이온주입영역에 격리막을 형성하는 공정 및; 활성영역에 트랜지스터를 형성하는 공정을 구비하여 소자를 완료하므로써, 1) 공정 단순화를 기할 수 있을 뿐 아니라 이로 인해 공정단가를 낮출 수 있게 되어 벌크 웨이퍼에 비해 가격면에서 차이가 커 양산공정에 적용하지 못했던 SOI 웨이퍼를 양산공정에 유리하게 적용할 수 있게 된다.The present invention relates to a method for manufacturing a semiconductor device, comprising: forming an insulating film pattern in an isolation region of a semiconductor substrate on which active regions and isolation regions are defined; Removing the insulating film pattern after implanting oxygen ions into the substrate including the insulating film pattern; Forming a separator in the oxygen ion implantation region through heat treatment; By completing the device by forming a transistor in the active region, 1) the process can be simplified, and the process cost can be lowered. Unsuccessful SOI wafers can be advantageously applied to mass production processes.

Description

반도체 소자 제조방법Semiconductor device manufacturing method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2(가)도 내지 제2(사)도는 본 발명에 따른 모스 전계효과트랜지스터의 제조공정을 도시한 공정수순도2 (a) to 2 (g) are process flowcharts showing the manufacturing process of the MOS field effect transistor according to the present invention.

Claims (1)

활성영역과 소자격리영역이 정의된 반도체 기판 상의 소자격리영역에 절연막 패턴을 형성하는 공정과; 상기 절연막 패턴을 포함한 기판에 산소 이온주입 후 상기 절연막 패턴을 제거하는 공정과; 열처리를 통하여 산소 이온주입영역에 격리막을 형성하는 공정 및; 활성영역에 트랜지스터를 형성하는 공정을 구비하여 형성되는 것을 특징으로 하는 반도체 소자 제조방법Forming an insulating film pattern in the device isolation region on the semiconductor substrate in which the active region and the device isolation region are defined; Removing the insulating film pattern after implanting oxygen ions into the substrate including the insulating film pattern; Forming a separator in the oxygen ion implantation region through heat treatment; And forming a transistor in the active region.
KR1019950024980A 1995-08-14 1995-08-14 Manufacture of a semiconductor device KR0167253B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950024980A KR0167253B1 (en) 1995-08-14 1995-08-14 Manufacture of a semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950024980A KR0167253B1 (en) 1995-08-14 1995-08-14 Manufacture of a semiconductor device

Publications (2)

Publication Number Publication Date
KR970013190A true KR970013190A (en) 1997-03-29
KR0167253B1 KR0167253B1 (en) 1999-02-01

Family

ID=19423451

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950024980A KR0167253B1 (en) 1995-08-14 1995-08-14 Manufacture of a semiconductor device

Country Status (1)

Country Link
KR (1) KR0167253B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100685885B1 (en) * 2005-10-28 2007-02-26 동부일렉트로닉스 주식회사 Method for fabricating isolation region of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100685885B1 (en) * 2005-10-28 2007-02-26 동부일렉트로닉스 주식회사 Method for fabricating isolation region of semiconductor device

Also Published As

Publication number Publication date
KR0167253B1 (en) 1999-02-01

Similar Documents

Publication Publication Date Title
TW362289B (en) Manufacturing method of metal oxide semiconductor field effect transistor
KR970008820B1 (en) Mos fet manufacture
KR970013190A (en) Semiconductor device manufacturing method
KR970003791A (en) Device Separating Method of Semiconductor Device
WO2001075981A1 (en) Thin-film semiconductor device and method for manufacturing the same
TW356559B (en) Method for fabricating semiconductor devices having triple well
KR960043050A (en) Transistor manufacturing method of semiconductor device
KR960026459A (en) Transistor Manufacturing Method
KR970054250A (en) Manufacturing method of mask rom
KR100474543B1 (en) Manufacturing method of semiconductor device
KR970003801A (en) Manufacturing method of semiconductor device
KR940010387A (en) Semiconductor device manufacturing method
KR950034669A (en) Manufacturing method of semiconductor device
KR100246332B1 (en) Method for manufacturing salicide of semiconductor device
KR970053918A (en) CMOS transistor manufacturing method
KR960026558A (en) Device Separating Method of Semiconductor Device
KR950021201A (en) Spacer Formation Method of Semiconductor Device
KR970052211A (en) Method for forming junction region of semiconductor device
KR960026554A (en) Semiconductor device manufacturing method
KR970053895A (en) Structure and Manufacturing Method of CMOS Devices
KR970003964A (en) MOS transistor manufacturing method
KR950021261A (en) Method for manufacturing a MOS transistor having a source / drain region and silicide of a shallow junction
KR970003533A (en) Manufacturing method of semiconductor device
KR960005891A (en) Transistor manufacturing method of semiconductor device
KR970030317A (en) Semiconductor device manufacturing method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060818

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee