KR970002570A - Digital / Analog Converter Interface Unit - Google Patents

Digital / Analog Converter Interface Unit Download PDF

Info

Publication number
KR970002570A
KR970002570A KR1019950018757A KR19950018757A KR970002570A KR 970002570 A KR970002570 A KR 970002570A KR 1019950018757 A KR1019950018757 A KR 1019950018757A KR 19950018757 A KR19950018757 A KR 19950018757A KR 970002570 A KR970002570 A KR 970002570A
Authority
KR
South Korea
Prior art keywords
data
digital
analog converter
converter interface
synthesized
Prior art date
Application number
KR1019950018757A
Other languages
Korean (ko)
Other versions
KR0175393B1 (en
Inventor
이승권
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950018757A priority Critical patent/KR0175393B1/en
Publication of KR970002570A publication Critical patent/KR970002570A/en
Application granted granted Critical
Publication of KR0175393B1 publication Critical patent/KR0175393B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/05—Digital input using the sampling of an analogue quantity at regular intervals of time, input from a/d converter or output to d/a converter
    • G—PHYSICS
    • G10—MUSICAL INSTRUMENTS; ACOUSTICS
    • G10L—SPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
    • G10L13/00—Speech synthesis; Text to speech systems
    • G10L13/02—Methods for producing synthetic speech; Speech synthesisers
    • G10L13/04—Details of speech synthesis systems, e.g. synthesiser structure or memory management
    • G10L13/047—Architecture of speech synthesisers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • Computational Linguistics (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • Acoustics & Sound (AREA)
  • Multimedia (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

이 발명은 디지탈/아날로그 컨버터 인터페이스 장치에 관한 것으로, 합성데이타의 갯수가 적은 경우에 음질을 향상시키기 위하여, 합성할 데이타를 입력받아 누산을 하기 위한 누산기와; 상기 누산기의 출력을 데이타의 수에 따라서 선택하여 출력하기 위한 디지탈/아날로그 컨버터 인터페이스부로 구성되어, 합성데이타의 수에 따라서 누산기의 출력중 디지탈/아날로그 변환할 데이타를 선택할 수 있도록 하여 정확한 데이타를 출력하므로서 음질의 저하를 방지하여 음질을 향상시킬 수 있는 디지탈/아날로그 컨버터 인터페이스 장치에 관한 것이다.The present invention relates to a digital-to-analog converter interface device, comprising: an accumulator for receiving and accumulating data to be synthesized in order to improve sound quality when the number of synthesis data is small; A digital / analog converter interface for selecting and outputting the accumulator output in accordance with the number of data, and outputting accurate data by allowing digital / analog conversion data to be selected among the accumulator outputs according to the number of synthesized data. The present invention relates to a digital / analog converter interface device capable of improving sound quality by preventing degradation of sound quality.

Description

디지탈/아날로그 컨버터 인터페이스 장치Digital / Analog Converter Interface Unit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 이 발명의 실시예에 따른 디지탈/아날로그 컨버터 인터페이스 장치의 구성도, 제4도는 이 발명의 실시예에 다른 디지탈/아날로그 컨버터 인터페이스 장치의 데이타의 합성 갯수에 따른 각 경우의 출력 상태도.3 is a configuration diagram of a digital / analog converter interface device according to an embodiment of the present invention, and FIG. 4 is an output state diagram in each case according to the combined number of data of a digital / analog converter interface device according to an embodiment of the present invention.

Claims (5)

합성할 데이타를 입력받아 누산을 하기 위한 누산기와; 상기 누산기의 출력을 데이타의 수에 따라서 선택하여 출력하기 위한 디지탈/아날로그 컨버터 인터페이스부로 구성되어 짐을 특징으로 하는 디지탈/아날로그 컨버터 인터페이스 장치.An accumulator for receiving and accumulating data to be synthesized; And a digital / analog converter interface unit for selecting and outputting the output of the accumulator according to the number of data. 제1항에 있어서, 상기한 디지탈 아날로그/ 컨버터 인터페이스부는 합성되는 데이타의 수에 따라 출력데이타를 결정하여 합성되는 데이타가 1개 또는 2개 일때 음질이 저하되지 않는 것을 특징으로 하는 디지탈/아날로그 컨버터 인터페이스 장치.The digital / analog converter interface of claim 1, wherein the digital analog / converter interface unit determines output data according to the number of data to be synthesized so that the sound quality is not degraded when one or two pieces of data are synthesized. Device. 제1항 또는 제2항에 있어서, 상기한 디지탈/아날로그 컨버터 인터페이스부의 구성은, 상기 누산기(1)로부터 합성한 데이타를 입력받아 저장하기 위한 18비프 레지스터(35)와; 상기 누산기(1)로부터 합성한 데이타의 갯수를 입력받아 입력데이타의 갯수에 따라 적절한 제어신호를 출력하기 위한 선택기(34)와; 상기 18비트레지스터(35)의 16번째 비트에 연결되어 있는 제1플립플롭(36)과; 상기 18비트레지스터(35)의 17번째 비트에 한쪽 입력이 연결되고, 다른 입력은 제1플립플롭(36)에 연결되어 있으며, 상기 선택기(34)의 제어신호에 따라서 적절한 데이타를 출력하기 위한 제1멀티플렉서(37)와; 상기 제1멀티플렉서(37)에 연결되어 있는 제2플립플롭(38)과; 상기 18비트레지스터(35)의 18번째 비트에 한쪽 입력이 연결되고, 다른 한쪽 입력은 제2플립플롭(38)에 연결되어 있으며, 상기 선택기(34)의 제어신호에 다라서 적절한 데이타를 출력하기 위한 제2멀티플렉서(39)로 이루어진 것을 특징으로 하는 디지탈/아날로그 컨버터 인터페이스 장치.The digital / analog converter interface unit comprises: an 18 beep register (35) for receiving and storing data synthesized from the accumulator (1); A selector 34 for receiving the number of synthesized data from the accumulator 1 and outputting an appropriate control signal according to the number of input data; A first flip-flop (36) connected to the sixteenth bit of the 18-bit register (35); One input is connected to the 17th bit of the 18-bit register 35, and the other input is connected to the first flip-flop 36, and is configured to output appropriate data according to the control signal of the selector 34. One multiplexer 37; A second flip-flop (38) connected to the first multiplexer (37); One input is connected to the 18th bit of the 18-bit register 35, and the other input is connected to the second flip-flop 38, and outputs appropriate data according to the control signal of the selector 34. Digital / analog converter interface device, characterized in that consisting of a second multiplexer (39) for. 제3항에 있어서, 상기한 18비프 레지스터는 임의로 비트수의 확장이 가능한 것을 특징으로 하는 디지탈/아날로그 컨버터 인터페이스 장치.4. The digital-to-analog converter interface device of claim 3, wherein the 18-bit register can be arbitrarily extended. 제3항에 있어서, 상기한 선택기는 레지스터로 구성되어 합성데이타의 수를 누산기로 입력받아 입력받은 합성데이타의 수에 따라 제어신호를 달리 출력하는 것을 특징으로 하는 디지탈/아날로그 컨버터 인터페이스 장치.The digital / analog converter interface device of claim 3, wherein the selector is configured of a register and receives the number of synthesized data as an accumulator and outputs a control signal according to the number of synthesized data. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950018757A 1995-06-30 1995-06-30 Digital / Analog Converter Interface Unit KR0175393B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950018757A KR0175393B1 (en) 1995-06-30 1995-06-30 Digital / Analog Converter Interface Unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950018757A KR0175393B1 (en) 1995-06-30 1995-06-30 Digital / Analog Converter Interface Unit

Publications (2)

Publication Number Publication Date
KR970002570A true KR970002570A (en) 1997-01-28
KR0175393B1 KR0175393B1 (en) 1999-04-01

Family

ID=19419184

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950018757A KR0175393B1 (en) 1995-06-30 1995-06-30 Digital / Analog Converter Interface Unit

Country Status (1)

Country Link
KR (1) KR0175393B1 (en)

Also Published As

Publication number Publication date
KR0175393B1 (en) 1999-04-01

Similar Documents

Publication Publication Date Title
CA2139972A1 (en) Data converting device
KR880014560A (en) Memory circuit
KR960043974A (en) Audio processing device using mixing between EL and AL channels of CD / CD-eye voice signal
US5519343A (en) Two channel direct digital synthesizer with waveform memory interleaving circuit
CA2100729C (en) Serial bit rate converter embedded in a switching matrix
KR960027364A (en) Digital Audio Signal Mixing Circuit
US5649148A (en) Fast digital signal processor interface using data interchanging between two memory banks
KR970002570A (en) Digital / Analog Converter Interface Unit
EP0297581A3 (en) Pseudo-noise sequence generator
KR960020008A (en) Analog / Digital Converter
KR970705066A (en) Non-arithmetic circular buffer cell availability status indicator circuit (Non-Arithmetic Circular Buffer Cell Availability Status Indicator Circuit)
CA1334870C (en) Speech synthesizer using shift register sequence generator
KR920008670A (en) Sound signal synthesis circuit
KR960043967A (en) Sound signal selection method
JPS617888A (en) Electronic musical instrument
KR0137087Y1 (en) Mutual signal converter
RU96105006A (en) DEVICE FOR ADDING NUMBERS BY MODULE
JPH06104935A (en) Base band signal generating circuit for digital modulator
JPH0415071U (en)
KR970056796A (en) Scan conversion circuit
KR950024107A (en) Color Expansion Circuit of Graphic System
KR970049446A (en) Adder / Subtracter
JPS60107699A (en) Musical scale converter
KR910007358A (en) Sequential Scan Interpolator
KR950004745A (en) Analog data sample and storage circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061030

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee