KR910007358A - Sequential Scan Interpolator - Google Patents

Sequential Scan Interpolator Download PDF

Info

Publication number
KR910007358A
KR910007358A KR1019890013403A KR890013403A KR910007358A KR 910007358 A KR910007358 A KR 910007358A KR 1019890013403 A KR1019890013403 A KR 1019890013403A KR 890013403 A KR890013403 A KR 890013403A KR 910007358 A KR910007358 A KR 910007358A
Authority
KR
South Korea
Prior art keywords
data
unit
interpolator
sequential scan
selector
Prior art date
Application number
KR1019890013403A
Other languages
Korean (ko)
Other versions
KR920003372B1 (en
Inventor
김성찬
강임수
문병준
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019890013403A priority Critical patent/KR920003372B1/en
Publication of KR910007358A publication Critical patent/KR910007358A/en
Application granted granted Critical
Publication of KR920003372B1 publication Critical patent/KR920003372B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Color Television Systems (AREA)

Abstract

내용 없음.No content.

Description

순차주사변환 내삽기(interpolator)Sequential Scan Interpolator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명 내삽기가 적용된 순차주사변환시스템의 개략적인 블록구성도.1 is a schematic block diagram of a sequential scan conversion system to which the present invention interpolator is applied.

제2도는 본 발명 내삽기의 상세한 구성도이다.2 is a detailed block diagram of the interpolator of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 2분기 2 : 지연기1: 2nd quarter 2: Delay

3 : 데이터변화검출부 4 : 피일드메모리부3: Data change detection part 4: Feed memory part

5 : 메모리제어부 6 : 내삽부5: memory control unit 6: interpolation unit

7 : 순차주사변환내삽기 8 : 배속변환부7: Sequential Scan Conversion Interpolator 8: Double Speed Conversion

E : 라인메모리 F : 멀티플렉서E: Line Memory F: Multiplexer

Claims (1)

입력되는 디지탈휘도신호(Y)의 n 비트데이터를 두범위의 비트로 분할하는 2분기(1)와 ; 상기 휘도신호(Y)를 지연시키는 지연기(2) ; 지연기(A)와 비교기(B) 및 선택기(C)로 구성되어 반분된 데이터의 인터라피일드내 변화를 검출하는 데이터변화검출부(3) ; 이 데이터변화검출부(3)에서 검출선택된 데이터를 메모리하는 피일드메모리부(4) ; 이 피일드메모리부(4)를 제어하는 메모리제어부95) 및 ; 레지스터(G)와 지연기(H), 비교기(I), 선택기(J) 및 출력부(K)로 구성되어 상기 피일드메모리부(4)에 저장된 압축데이터를 독출하는 내삽부(6)를 구비하여서된 순차주사 변환내삽기.A second branch 1 for dividing n-bit data of the input digital luminance signal Y into two ranges of bits; A delay unit 2 for delaying the luminance signal Y; A data change detection section (3) comprising a delay unit (A), a comparator (B), and a selector (C) to detect a change in the interrapidal of the data divided in half; A feed memory unit 4 for storing the data selected and detected by the data change detection unit 3; A memory control unit 95 for controlling the feed memory unit 4; An interpolation part 6 composed of a register G, a delayer H, a comparator I, a selector J and an output part K for reading compressed data stored in the feed memory part 4; A sequential scan conversion interpolator. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890013403A 1989-09-18 1989-09-18 Progressive scanning converting inter polator KR920003372B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890013403A KR920003372B1 (en) 1989-09-18 1989-09-18 Progressive scanning converting inter polator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890013403A KR920003372B1 (en) 1989-09-18 1989-09-18 Progressive scanning converting inter polator

Publications (2)

Publication Number Publication Date
KR910007358A true KR910007358A (en) 1991-04-30
KR920003372B1 KR920003372B1 (en) 1992-04-30

Family

ID=19289970

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890013403A KR920003372B1 (en) 1989-09-18 1989-09-18 Progressive scanning converting inter polator

Country Status (1)

Country Link
KR (1) KR920003372B1 (en)

Also Published As

Publication number Publication date
KR920003372B1 (en) 1992-04-30

Similar Documents

Publication Publication Date Title
KR890004502A (en) Signal phase alignment circuit
KR900002647A (en) Super Infos Device
KR950016368A (en) High speed variable length decoding device
KR920020951A (en) Video signal processing device
KR880014560A (en) Memory circuit
KR950034206A (en) Image signal processing device
KR920007360A (en) Analog-to-digital conversion systems and methods of converting analog signals to digital signals
US5649148A (en) Fast digital signal processor interface using data interchanging between two memory banks
KR970077995A (en) Flash Analog-to-Digital Converter
KR910007358A (en) Sequential Scan Interpolator
KR890016462A (en) Control data generator
KR910020697A (en) Digital video signal generator
KR900017291A (en) Delay circuit
KR910014954A (en) Multiport Memory Circuit Tester
KR930011547A (en) DTMF Signal Generator Using Memory
KR850007713A (en) Semiconductor memory
KR950001477A (en) Memory circuit
KR920019082A (en) Clock switching circuit
KR970019445A (en) Image synthesizer and receiver
SU1587599A1 (en) Device for checking domain memory
KR910006881A (en) Boundary pixel detection circuit of binary image
KR920018768A (en) Data storage system with unique burst search
JP2871688B2 (en) Digital signal multiplexing and demultiplexing circuits
SU503297A1 (en) Recirculation memory
KR880014576A (en) Charge coupled device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070327

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee