KR960032883A - Automatic muting generation circuit - Google Patents

Automatic muting generation circuit Download PDF

Info

Publication number
KR960032883A
KR960032883A KR1019950003710A KR19950003710A KR960032883A KR 960032883 A KR960032883 A KR 960032883A KR 1019950003710 A KR1019950003710 A KR 1019950003710A KR 19950003710 A KR19950003710 A KR 19950003710A KR 960032883 A KR960032883 A KR 960032883A
Authority
KR
South Korea
Prior art keywords
flip flop
signal
gate
muting
dividing
Prior art date
Application number
KR1019950003710A
Other languages
Korean (ko)
Other versions
KR0128525B1 (en
Inventor
이한승
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950003710A priority Critical patent/KR0128525B1/en
Publication of KR960032883A publication Critical patent/KR960032883A/en
Application granted granted Critical
Publication of KR0128525B1 publication Critical patent/KR0128525B1/en

Links

Abstract

이 발명은 자동 뮤팅 발생회로에 관한 것으로 외부의 커패시터를 사용하지 않고 내부의 회로만으로 구성하여, 에프엠 검파시 신호가 없을 경우 출력단으로 노이즈가 나오는 것을 방지하여 소음을 줄이고, 커패시터를 없애 제품경쟁력을 높인 자동 뮤팅 발생회로에 관한 것이다.The present invention relates to an automatic muting generation circuit, which is composed of only an internal circuit without using an external capacitor, and when no signal is detected, the noise is prevented from being output to the output stage, thereby reducing noise and eliminating the capacitor, thereby improving product competitiveness. It relates to an automatic muting generating circuit.

Description

자동 뮤팅 발생회로Automatic muting generation circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 이 발명의 실시에 따른 자동 뮤팅 발생회로의 상세 회로도,2 is a detailed circuit diagram of an automatic muting generating circuit according to an embodiment of the present invention;

제3도는 이 발명의 실시예에 따른 자동 뮤팅 발생회로의 각부 파형도.3 is a waveform diagram of each part of the automatic muting generation circuit according to the embodiment of the present invention.

Claims (4)

에프엠 신호 및 리셋신호를 입력받기 위한 제1노아 게이트와; 상기 제1노아 게이트의 출력에 따라 입력되는 클록신호를 분주하기 위한 분주부와; 상기 분주부의 신호를 입력받아 논리연산을 하여 출력하기 위한 제2노아 게이트와; 상기 제2노아 게이트로부터 신호를 받아 뮤팅신호를 출력하기 위한 제4플립 플롭으로구성되어 짐을 특징으로 하는 자동 뮤팅 발생회로.A first NOR gate for receiving an FM signal and a reset signal; A divider unit for dividing a clock signal input according to an output of the first NOR gate; A second NOR gate for receiving a signal of the division part and performing a logic operation to output the divided signal; And a fourth flip flop for receiving a signal from the second NOR gate and outputting a muting signal. 제1항에 있어서, 상기한 분주부는 제1노아 게이트의 출력에 따라 입력되는 클록신호를 분주하기 위한 제1플립 플롭과; 상기 제1플립 플롭의 신호를 분주하기 위한 제2플립 플롭과; 상기 제2플립 플롭의 신호를 분주하기 위한 제3플립 플롭으로 구성되어 짐을 특징으로 하는 자동 뮤팅 발생회로.2. The apparatus of claim 1, wherein the divider comprises: a first flip flop for dividing a clock signal inputted according to an output of the first NOR gate; A second flip flop for dividing a signal of the first flip flop; And a third flip flop for dividing the signal of the second flip flop. 제2항에 있어서, 상기 제1플립 플롭, 제2플립 플롭, 제3플립 플롭은 티형 플립 플롭으로 이루어지는 것을 특징으로 하는 자동 뮤팅 발생회로.3. The automatic muting generating circuit according to claim 2, wherein the first flip flop, the second flip flop, and the third flip flop are made of a tee flip flop. 제1항에 있어서, 상기한 제4플립 플롭은 디형 플립 플롭으로 이루어지는 것을 특징으로 하는 자동 뮤팅 발생회로.2. The automatic muting generating circuit according to claim 1, wherein the fourth flip flop is a di flip flip flop. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950003710A 1995-02-24 1995-02-24 Automatic muting generation circuit KR0128525B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950003710A KR0128525B1 (en) 1995-02-24 1995-02-24 Automatic muting generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950003710A KR0128525B1 (en) 1995-02-24 1995-02-24 Automatic muting generation circuit

Publications (2)

Publication Number Publication Date
KR960032883A true KR960032883A (en) 1996-09-17
KR0128525B1 KR0128525B1 (en) 1998-04-22

Family

ID=19408762

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950003710A KR0128525B1 (en) 1995-02-24 1995-02-24 Automatic muting generation circuit

Country Status (1)

Country Link
KR (1) KR0128525B1 (en)

Also Published As

Publication number Publication date
KR0128525B1 (en) 1998-04-22

Similar Documents

Publication Publication Date Title
KR900005264A (en) Clock Signal Switching Circuit and Its Switching Method
KR940018718A (en) Multiphase clock generation circuit
KR890006010A (en) FM radio receiver
KR850003479A (en) Semiconductor integrated circuit
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR930014040A (en) Address transition detection circuit
KR890004496A (en) Semiconductor integrated circuit
KR950015061A (en) Synchronous binary counter
TW359823B (en) Clocking scheme
KR960026760A (en) Pulse Signal Shaping Circuit
KR960032883A (en) Automatic muting generation circuit
KR100353103B1 (en) Pulse generator
KR960036334A (en) Variable delay circuit
KR960039631A (en) Glitch Eliminator for Logic Circuits
KR970019059A (en) Logic Gate Circuit Without Glitch
KR940003188A (en) Synchronous Counter Circuit
KR970024566A (en) Phase Comparators for Frequency
KR920008770A (en) Timing Control Circuit of Synchronous Memory Device
KR970067360A (en) The address transition detection circuit
KR970019079A (en) Clock Buffer Circuit
KR960027859A (en) Numerically Controlled Phase Shift Clock Generator
KR970022730A (en) High speed addition circuit
KR970023407A (en) High speed I / O driver structure
KR960039647A (en) Pulse generator with variable delay element
KR970008874A (en) Rising / falling edge detector

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111028

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20121022

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee