KR960009775A - Standard clock selection device and control method of local exchange - Google Patents

Standard clock selection device and control method of local exchange Download PDF

Info

Publication number
KR960009775A
KR960009775A KR1019940019909A KR19940019909A KR960009775A KR 960009775 A KR960009775 A KR 960009775A KR 1019940019909 A KR1019940019909 A KR 1019940019909A KR 19940019909 A KR19940019909 A KR 19940019909A KR 960009775 A KR960009775 A KR 960009775A
Authority
KR
South Korea
Prior art keywords
clock
receiving
monitoring
reference clock
selection
Prior art date
Application number
KR1019940019909A
Other languages
Korean (ko)
Inventor
곽병권
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940019909A priority Critical patent/KR960009775A/en
Publication of KR960009775A publication Critical patent/KR960009775A/en

Links

Landscapes

  • Exchange Systems With Centralized Control (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

1. 청구범위에 기재된 발명이 속한 기술분야1. TECHNICAL FIELD OF THE INVENTION

본 발명은 국설교환기의 클럭동기장치에 기준클럭을 공급하는 장치 및 방법에 관한 기술이다.The present invention relates to an apparatus and method for supplying a reference clock to a clock synchronizing apparatus of a local exchange.

2. 발명이 해결하려고 하는 기술적 과제2. The technical problem to be solved by the invention

종래의 국설교환기에서, 상위국으로부터 인가되는 기준클럭이 제공되지 않는 경우 클럭동기장치 내부에서 제공하는 기준클럭이 주파수 성능 및 안정도가 떨어짐으로 인하여 발생하는 교환시스템의 불안정을 해결한다.In the conventional local exchange, when the reference clock applied from the upper station is not provided, the reference clock provided inside the clock synchronizing device solves the instability of the exchange system caused by the inferior frequency performance and stability.

3. 발명의 해결방법의 요지3. Summary of Solution to Invention

먼저 본 발명에서는 인공위성으로부터 전파되는 GHz단위의 주파수신호를 GPS (Global Positioning System)에서 수신하면 클헉발생부(10)에서는 이에 동기되어 표준클럭을 발생한다. 만일 상위국으로부터 기준클럭이 수신되지 않을 경우 논리연산부(18)와 CPU(16)에서는 클럭발생부(10)에서 발생하는 표준클럭을 클럭동기장 치(28)에 제공하도록 소정의 제어를 수행한다.First, in the present invention, when a frequency signal of GHz unit propagated from a satellite is received by a global positioning system (GPS), the clock generator 10 generates a standard clock in synchronization with it. If the reference clock is not received from the upper station, the logic operation unit 18 and the CPU 16 perform predetermined control to provide the clock synchronization unit 28 with the standard clock generated by the clock generation unit 10. .

4. 발명의 중요한 용도4. Important uses of the invention

기준클럭을 필요로 하는 국설교환기의 클럭동기 장치에 사용된다.It is used in the clock synchronization device of the local exchange which requires the reference clock.

※선택도 제1도.※ Selection first degree.

Description

국설교환기의 기준클럭선택 장치 및 그 제어방법Standard clock selection device and control method of local exchange

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 기준클럭선택 장치를 보여주는 도면.1 is a view showing a reference clock selection device according to the present invention.

Claims (7)

교환기시스템의 클럭동기장치에 클럭을 공급하는 장치에 있어서, 상위국으로부터 인가되는 제1기준클럭을 수신하는 제1클럭수신수단과, 소정 클럭을 발생하는 외부장치로부터 제2기준클럭을 수신하는 제1클럭수신 수단과, 상기 제1기준클럭 및 상기 제2기준클럭의 에러상태를 감시하는 감시수단과, 상기 감시수단의 감시에 의하여 정상상태의 기준클럭을 선택하도록 제어하는 제어수단으로 구성하여 상기 클럭동기장치에 클럭을 공급 하는 기준클럭 선택장치.An apparatus for supplying a clock to a clock synchronizing device of an exchange system, comprising: first clock receiving means for receiving a first reference clock applied from a higher station, and a second reference clock for receiving a second reference clock from an external device generating a predetermined clock; One clock receiving means, monitoring means for monitoring an error state of the first reference clock and the second reference clock, and control means for controlling to select a reference clock in a steady state by monitoring the monitoring means. Reference clock selector that supplies a clock to the clock synchronizer. 제1항에 있어서, 상기 잴제1클럭수신수단과 상기 클럭동기장치 사이에 연결되며 상기 제어수단의 제어에 의하여 상기 제1클럭수단의 제1기준클럭을 선택하여 상기 클럭동기장치에 출력하는 제1선택수단과, 상기 제2클럭수신수단과 상기 클럭동기장치 사이에 연결되며 상기 제어수단의 제어에 의하여 상기 제2클럭수단의 제2기준클럭을 선택하여 상기 클럭동기장치에 출력하는 제2선택수단을 더 구비함을 특징으로 하는 기준클럭 선택장치.2. The first apparatus of claim 1, wherein the first clock signal is connected between the first clock receiving means and the clock synchronizing device and selects and outputs the first reference clock of the first clock means to the clock synchronizing device under control of the control means. Second selection means connected between a selection means, the second clock receiving means and the clock synchronization device, and selecting and outputting a second reference clock of the second clock means to the clock synchronization device under the control of the control means; Reference clock selection device characterized in that it further comprises. 제1항 또는 제2항에 있어서, 상기 외부장치는 통신위성으로부터 소정 주파수를 수신하는 위성주파수 수신수단과, 상기 위성주파수 수신수단의 주파수에 동기되어 상기 제2기준클럭을 발생하는 클럭발생수단으로 구성함을 특징으로 하는 기준클럭 선택장치.3. The apparatus according to claim 1 or 2, wherein the external device is a satellite frequency receiving means for receiving a predetermined frequency from a communication satellite and a clock generating means for generating the second reference clock in synchronization with the frequency of the satellite frequency receiving means. Reference clock selection device characterized in that the configuration. 제3항에 있어서, 제1클럭수신수단 및 제2클럭수신수단이 상기 제1 및 제2기준클럭을 송수신하는 하나 이상의 입출력라인을 가짐을 특징으로 하는 기준클럭 선택장치.4. The reference clock selection device according to claim 3, wherein the first clock receiving means and the second clock receiving means have one or more input / output lines for transmitting and receiving the first and second reference clocks. 제4항에 있어서, 상기 감시수단은 제1클럭수신수단의 각 출력라인의 제1기준글럭의 에러상태를 감시하는 제1감시부와, 제2클럭수신수단의 제2기준클럭의 에러상태를 감시하는 제2감시부로 구성함을 특징으로 하는 기준클럭 선택장치.The method of claim 4, wherein the monitoring means comprises: a first monitoring unit for monitoring an error state of the first reference block of each output line of the first clock receiving unit, and an error state of the second reference clock of the second clock receiving unit; A reference clock selection device comprising a second monitoring unit for monitoring. 제5항에 있어서, 상기 제어수단은 상기 제1감시부의 각출력과 제2감시부의 각출력을 논릭연산하므로 상기 제1선택수단 및 제2선택수단을 동작시키는 논리연산부와, 상기 제1감시부의 각출력과 제2감시부의 각출력을 검출하여 정상적으로 동작하는 라인을 선택하도록 상기 제1선택수단과 제2선택수단을 제어하는 라인선택제어 부로 구성함을 특징으로 하는 기준클럭 선택장치.6. The control unit as claimed in claim 5, wherein the control unit performs a logical operation on each output of the first monitoring unit and each output of the second monitoring unit, thereby operating the first selection unit and the second selection unit, and the first monitoring unit. And a line selection control unit for controlling the first selection means and the second selection means to detect the respective outputs and the respective outputs of the second monitoring unit and to select a line operating normally. 교환기시스템의 클럭동기장치에 클럭을 공급하는 제어방법에 있어서, 상위국의 다수의 출력라인으로부터 각각 인가되는 제1기준클럭들을 제1클럭수신수단에서 수신하고 소정 주파수를 발생하는 외부장치의 다수의 출력라인으로부터 각각 인가되는 제2기준클럭들을 제2클럭수신수단에서 수신하는 제1과정과, 상기 제1기준클럭 과 제2기준클럭들의 에러상태를 감시하는 제2과정과, 상기 제2과정에서 상기 제1기준클럭들 중 적어도 하나의 기준클럭이 정상적인 상태를 검출하면 상기 제1클럭수신수단의 정상 기준클럭을 선택하여 상기 클럭동기장치로 제공하는 제3과정과, 상기 제2과정에서 상기 제1기준클럭들 모두가 이상상태이면 상기 제2클럭수신수단의 정상 기준클럭을 선택하여 상기 클럭동기장치로 제공하는 제4과정으로 이루어짐을 특징으로 하는 제어방법.A control method for supplying a clock to a clock synchronizing device of an exchange system, comprising: a plurality of external devices receiving first reference clocks respectively applied from a plurality of output lines of an upper station by a first clock receiving means and generating a predetermined frequency; A first process of receiving, by the second clock receiving means, second reference clocks respectively applied from an output line, a second process of monitoring an error state of the first reference clock and the second reference clocks, and in the second process A third step of selecting a normal reference clock of the first clock receiving means and providing the clock synchronization device to the clock synchronizing device when at least one of the first reference clocks detects a normal state; When all of the first reference clocks are in an abnormal state, a fourth process of selecting a normal reference clock of the second clock receiving means and providing the clock to the clock synchronizing apparatus is performed. A control method. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940019909A 1994-08-12 1994-08-12 Standard clock selection device and control method of local exchange KR960009775A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940019909A KR960009775A (en) 1994-08-12 1994-08-12 Standard clock selection device and control method of local exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940019909A KR960009775A (en) 1994-08-12 1994-08-12 Standard clock selection device and control method of local exchange

Publications (1)

Publication Number Publication Date
KR960009775A true KR960009775A (en) 1996-03-22

Family

ID=66697942

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940019909A KR960009775A (en) 1994-08-12 1994-08-12 Standard clock selection device and control method of local exchange

Country Status (1)

Country Link
KR (1) KR960009775A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100361928B1 (en) * 1998-11-10 2002-11-23 석미수 Fiber manufacturing method
KR100805068B1 (en) * 2006-10-20 2008-02-20 주식회사 포스코 Apparatus for truning a rolling plate
KR102072163B1 (en) 2019-04-12 2020-01-31 박영희 Manufacturing Method Of Antibacterial And Deodorization Natural Fabric Using Plazma

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100361928B1 (en) * 1998-11-10 2002-11-23 석미수 Fiber manufacturing method
KR100805068B1 (en) * 2006-10-20 2008-02-20 주식회사 포스코 Apparatus for truning a rolling plate
KR102072163B1 (en) 2019-04-12 2020-01-31 박영희 Manufacturing Method Of Antibacterial And Deodorization Natural Fabric Using Plazma

Similar Documents

Publication Publication Date Title
US6954506B2 (en) Clock signal recovery circuit used in receiver of universal serial bus and method of recovering clock signal
JPH0417496A (en) Telephone exchange
US5530726A (en) Method and apparatus for switching of duplexed clock system
KR960009775A (en) Standard clock selection device and control method of local exchange
KR100328757B1 (en) A error preventing device of clock signal with switchover for transmission system
JP3017814B2 (en) Speed converter
KR100454830B1 (en) Apparatus for providing of frame pulse in a WLL system
KR100260623B1 (en) Received data processing apparatus in optical transmitting system
KR20040038599A (en) Transceiver module
KR100376731B1 (en) Method and Apparatus for Data Matching between Other Apparatus Having Different Bus Width
KR100273045B1 (en) Apparatus for connecting external timing source of clock generation
KR19980066883A (en) Clock Generator in Multicomputer System
KR20030055374A (en) A system for clock synchronization between switch boards with redundancy and line boards
KR200342190Y1 (en) Dual mode clock feeding device of the mobile communication system
JP2722903B2 (en) Synchronous network wireless transmission system
KR200205011Y1 (en) A supporting circuit for ssm bit
KR101216092B1 (en) Modem for mobile station supporting a plurality of communication standards
KR100455374B1 (en) Clock skew compensation apparatus which compensates for erroneous operation caused due to clock skew by second clock signal with frequency double of frequency of first clock signal, and clock skew compensation method for synchronous circuit
KR100260300B1 (en) Apparatus for testing digital data transmitting state
KR100236947B1 (en) Method for restoring the digital/analog converter control data using interprocessor communication in the triple redundancy network synchronization devices
KR20030055375A (en) A system for clock synchronization between switch boards with redundancy and line boards
JPH089478A (en) Synchronizing clock selecting circuit for private branch exchange network
KR20000021658A (en) Device for generating clocks
JPH0575587A (en) Subordinate synchronizing system
JPS62169560A (en) Duplexed clock signal generator

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination