KR960008319B1 - 프로세서 및 캐시 메모리를 포함하는 장치 및 캐시 메모리 제어방법 - Google Patents

프로세서 및 캐시 메모리를 포함하는 장치 및 캐시 메모리 제어방법 Download PDF

Info

Publication number
KR960008319B1
KR960008319B1 KR1019920701173A KR920701173A KR960008319B1 KR 960008319 B1 KR960008319 B1 KR 960008319B1 KR 1019920701173 A KR1019920701173 A KR 1019920701173A KR 920701173 A KR920701173 A KR 920701173A KR 960008319 B1 KR960008319 B1 KR 960008319B1
Authority
KR
South Korea
Prior art keywords
data
processor
access
cache memory
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019920701173A
Other languages
English (en)
Korean (ko)
Other versions
KR920702513A (ko
Inventor
히로마사 다까하시
히데유끼 이이노
Original Assignee
후지쓰 가부시끼가이샤
세끼자와 다다시
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰 가부시끼가이샤, 세끼자와 다다시 filed Critical 후지쓰 가부시끼가이샤
Publication of KR920702513A publication Critical patent/KR920702513A/ko
Application granted granted Critical
Publication of KR960008319B1 publication Critical patent/KR960008319B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
KR1019920701173A 1990-09-18 1991-09-18 프로세서 및 캐시 메모리를 포함하는 장치 및 캐시 메모리 제어방법 Expired - Fee Related KR960008319B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP90-246102 1990-09-18
JP2246102A JPH04125748A (ja) 1990-09-18 1990-09-18 キャッシュメモリ制御方式
PCT/JP1991/001240 WO1992005493A1 (fr) 1990-09-18 1991-09-18 Systeme equipe d'un processeur et d'une antememoire et procede de commande de cette antememoire

Publications (2)

Publication Number Publication Date
KR920702513A KR920702513A (ko) 1992-09-04
KR960008319B1 true KR960008319B1 (ko) 1996-06-24

Family

ID=17143520

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920701173A Expired - Fee Related KR960008319B1 (ko) 1990-09-18 1991-09-18 프로세서 및 캐시 메모리를 포함하는 장치 및 캐시 메모리 제어방법

Country Status (4)

Country Link
EP (1) EP0502206A1 (enExample)
JP (1) JPH04125748A (enExample)
KR (1) KR960008319B1 (enExample)
WO (1) WO1992005493A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9724031D0 (en) * 1997-11-13 1998-01-14 Advanced Telecommunications Mo Cache memory operation
CN113064550B (zh) * 2021-03-19 2024-09-20 珠海一微半导体股份有限公司 一种缩短外部存储器访问时间的控制装置及控制方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59214977A (ja) * 1983-05-20 1984-12-04 Hitachi Ltd デ−タ処理装置
US4809156A (en) * 1984-03-19 1989-02-28 Trw Inc. Address generator circuit
JPS61264455A (ja) * 1985-05-18 1986-11-22 Fujitsu Ltd 主記憶一致制御方式
JPS6247756A (ja) * 1985-08-27 1987-03-02 Nec Corp 緩衝記憶装置

Also Published As

Publication number Publication date
JPH04125748A (ja) 1992-04-27
WO1992005493A1 (fr) 1992-04-02
EP0502206A1 (en) 1992-09-09
EP0502206A4 (enExample) 1994-03-09
KR920702513A (ko) 1992-09-04

Similar Documents

Publication Publication Date Title
US5353426A (en) Cache miss buffer adapted to satisfy read requests to portions of a cache fill in progress without waiting for the cache fill to complete
US4583165A (en) Apparatus and method for controlling storage access in a multilevel storage system
US5802575A (en) Hit bit for indicating whether load buffer entries will hit a cache when they reach buffer head
KR100262906B1 (ko) 데이터 선인출 방법 및 시스템
US8909871B2 (en) Data processing system and method for reducing cache pollution by write stream memory access patterns
US5740399A (en) Modified L1/L2 cache inclusion for aggressive prefetch
US5758119A (en) System and method for indicating that a processor has prefetched data into a primary cache and not into a secondary cache
US6023747A (en) Method and system for handling conflicts between cache operation requests in a data processing system
EP0911737A1 (en) Cache memory with reduced access time
JPH0962572A (ja) ストリーム・フィルタ装置及び方法
JP2000242558A (ja) キャッシュシステム及びその操作方法
JPH10232827A (ja) 先取りキャッシュ書戻しの方法と装置
EP0139407B1 (en) Data select match
WO1994003856A1 (en) Column-associative cache
JP2004038345A (ja) プリフェッチ制御装置、情報処理装置及びプリフェッチ制御方法
JPH0630075B2 (ja) キャッシュメモリを有するデータ処理装置
US6240489B1 (en) Method for implementing a pseudo least recent used (LRU) mechanism in a four-way cache memory within a data processing system
JP2008510258A (ja) メモリへの様々なタイプのアクセスを予測するため、およびキャッシュメモリに関連付けられた予測を管理するための、システム、装置、および方法
KR960008319B1 (ko) 프로세서 및 캐시 메모리를 포함하는 장치 및 캐시 메모리 제어방법
US5724548A (en) System including processor and cache memory and method of controlling the cache memory
US7761665B2 (en) Handling of cache accesses in a data processing apparatus
JPH0728706A (ja) キャッシュメモリ装置
JP3284508B2 (ja) データ先読み制御装置
JPH01217530A (ja) キヤツシユメモリ
JPH09231133A (ja) キャッシュメモリ装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 19990625

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 19990625

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301