KR950012216A - New memory checker - Google Patents
New memory checker Download PDFInfo
- Publication number
- KR950012216A KR950012216A KR1019930021589A KR930021589A KR950012216A KR 950012216 A KR950012216 A KR 950012216A KR 1019930021589 A KR1019930021589 A KR 1019930021589A KR 930021589 A KR930021589 A KR 930021589A KR 950012216 A KR950012216 A KR 950012216A
- Authority
- KR
- South Korea
- Prior art keywords
- parity
- computer system
- bit
- checker
- memory
- Prior art date
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
패리티 체커(51)와, 비트 기억장치(52), 및 패리티 제너레이터(53)로 이루어지고, 데이터 에러를 검정하는 컴퓨터 시스템(10)의 메모리 모듈(20)에 설치되어, 패리티 체커(51)는 컴퓨터 시스템(10)로부터의 데이터 버스(31)와 입력 패리티 신호를 메모리 모듈(20)으로부터 불려온 데이터로부터 에러를 검정해 내게 하며 다음 에러의 검정에 있어 컴퓨터 시스템(10)에 방해신호(43)을 마련하게 되는 새로운 메모리 체커이다.The parity checker 51, the bit memory 52, and the parity generator 53, are provided in the memory module 20 of the computer system 10 that checks for data errors. The data bus 31 and the input parity signal from the computer system 10 allow the error to be verified from the data loaded from the memory module 20 and the disturbance signal 43 to the computer system 10 for the next error test. It's a new memory checker.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 선행기술에 따른 컴퓨터 장치와 그의 메모리 모듈간의 상대작용을 보이는 선도.1 is a diagram showing the relative action between a computer device and its memory module according to the prior art.
제2도는 선행기술에 따른 메모리 모듈의 회로 배치도.2 is a circuit layout diagram of a memory module according to the prior art.
제3도는 본 발명에 따른 메모리 모듈의 회로 배치도.3 is a circuit layout diagram of a memory module according to the present invention.
제4도는 본 발명에 따른 메모리 체커의 회로 배치도.4 is a circuit layout diagram of a memory checker according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930021589A KR950012216A (en) | 1993-10-18 | 1993-10-18 | New memory checker |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930021589A KR950012216A (en) | 1993-10-18 | 1993-10-18 | New memory checker |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950012216A true KR950012216A (en) | 1995-05-16 |
Family
ID=66825126
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930021589A KR950012216A (en) | 1993-10-18 | 1993-10-18 | New memory checker |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950012216A (en) |
-
1993
- 1993-10-18 KR KR1019930021589A patent/KR950012216A/en active IP Right Grant
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5226006A (en) | Write protection circuit for use with an electrically alterable non-volatile memory card | |
KR900014997A (en) | Fault Tolerant Computer Memory System | |
GB2201016A (en) | Memories and the testing thereof | |
KR950015397A (en) | Multi-bit Test Circuit and Method of Semiconductor Memory Device | |
KR880000960A (en) | Semiconductor memory | |
JPH0212445A (en) | Storage device | |
US5355377A (en) | Auto-selectable self-parity generator | |
KR970067382A (en) | Method and apparatus for parity check logic circuit in dynamic random access memory | |
KR950012216A (en) | New memory checker | |
JPS623520B2 (en) | ||
KR960029806A (en) | Semiconductor memory | |
JPS62242258A (en) | Storage device | |
KR100330575B1 (en) | Lead / Write Data Error Verification Apparatus and Method for Semiconductor Memory Devices | |
JPH0434786B2 (en) | ||
JPH0689236A (en) | Random access memory monitor circuit | |
KR910008568A (en) | Personal computer parity check system | |
EP0717356A1 (en) | Parity bit memory simulator | |
KR970063652A (en) | Apparatus and method for transmitting / receiving data between modules of a programmable logic controller | |
JPH061445B2 (en) | Checksum circuit in microcomputer | |
SU1709396A1 (en) | Read/write memory with error correction | |
JPS5637899A (en) | Memory malfunction detection system | |
JPS5727342A (en) | Error checking system for error detecting correcting circuit | |
JPS6454557A (en) | Address parity checking circuit | |
SU1083234A1 (en) | Memory test check device | |
JPH05241868A (en) | Testing system of memory error correction/detection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
NORF | Unpaid initial registration fee |