KR940020830A - High Definition TV, Slice Dispenser - Google Patents
High Definition TV, Slice Dispenser Download PDFInfo
- Publication number
- KR940020830A KR940020830A KR1019930002580A KR930002580A KR940020830A KR 940020830 A KR940020830 A KR 940020830A KR 1019930002580 A KR1019930002580 A KR 1019930002580A KR 930002580 A KR930002580 A KR 930002580A KR 940020830 A KR940020830 A KR 940020830A
- Authority
- KR
- South Korea
- Prior art keywords
- slice
- signal
- bit
- checker
- output
- Prior art date
Links
Landscapes
- Television Systems (AREA)
Abstract
본 발명은 헤더 검출장치의 버퍼에서 출력되는 24비트 비디오 데이터를 슬라이스별로 구분하여 4개의 슬라이스 복호기 모듈버퍼에 입력시키는 고선명 텔레비젼의 슬라이스 분배장치에 관한 것으로, 고선명 텔레비젼과 같은 많은 데이터를 4개로 병렬처리함으로써 실시간으로 데이터를 처리할 수 있게 된다.The present invention relates to a slice distribution apparatus of a high definition television, in which 24-bit video data outputted from a buffer of a header detection device is divided into slices and input to four slice decoder module buffers. This enables data processing in real time.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제 1 도는 비트 스트림의 입력 포맷 예시도,1 is an exemplary input format of a bit stream,
제 2 도는 본 발명 고선명 텔레비젼의 슬라이스 분배장치 구성도이다.2 is a block diagram of a slice distributing device of the high definition television of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930002580A KR940020830A (en) | 1993-02-24 | 1993-02-24 | High Definition TV, Slice Dispenser |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930002580A KR940020830A (en) | 1993-02-24 | 1993-02-24 | High Definition TV, Slice Dispenser |
Publications (1)
Publication Number | Publication Date |
---|---|
KR940020830A true KR940020830A (en) | 1994-09-16 |
Family
ID=66866144
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930002580A KR940020830A (en) | 1993-02-24 | 1993-02-24 | High Definition TV, Slice Dispenser |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940020830A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9020286B2 (en) | 2010-07-27 | 2015-04-28 | Samsung Electronics Co., Ltd. | Apparatus for dividing image data and encoding and decoding image data in parallel, and operating method of the same |
-
1993
- 1993-02-24 KR KR1019930002580A patent/KR940020830A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9020286B2 (en) | 2010-07-27 | 2015-04-28 | Samsung Electronics Co., Ltd. | Apparatus for dividing image data and encoding and decoding image data in parallel, and operating method of the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960028431A (en) | PS packetization device of MPEG-2 system | |
KR970057695A (en) | Digital signal multiplexing method and apparatus and digital signal recording medium | |
KR950024445A (en) | Apparatus and method for adaptive bitstream data transmission in video and audio decoding system | |
KR960036641A (en) | High speed decoding device for decoding low speed video bit stream | |
KR970060957A (en) | Variable bit rate moving picture decoding apparatus having variable speed high speed playback function | |
KR940020830A (en) | High Definition TV, Slice Dispenser | |
KR970032126A (en) | Image stabilization device at high speed playback in video decoder | |
TW353175B (en) | Decoding method of synchronous semiconductor memory device and decoding circuit thereof | |
KR950007415A (en) | Video and Audio Signal Synchronizer of MPEG Decoding System | |
KR950024456A (en) | Apparatus and method for transmitting bitstream data in video and audio decoding system | |
KR970056144A (en) | Adaptive Clock Recovery Unit Supporting Multiple Bit Rates | |
KR970004746A (en) | Plasma Display Panel TV Frame Memory Device | |
KR900702719A (en) | TV signal processor | |
KR910015938A (en) | Independent Synchronization Circuit Eliminates Delay of Buffer During Reframe | |
KR940020826A (en) | High Definition TV Header Detection Device | |
KR950006601A (en) | High speed data memory device | |
KR950020288A (en) | Histogram Generator of Video Signal | |
DE3460867D1 (en) | Method and device for matching the image data rate of a pal decoder/coder with the processing clock frequency of a video-processing unit | |
KR950024054A (en) | Bitstream Data Transmission Device | |
KR970010086B1 (en) | Apparatus for transmitting multiplexed bit stream with moving image & audio signal for use in decoding system | |
KR960027846A (en) | AU Pointer Adjustment Jitter Reduction Device in Synchronous Multiple Devices | |
KR930001049A (en) | CRT display interface circuit | |
NO995556L (en) | Method and apparatus for connecting a processor to an ASIC | |
KR950022190A (en) | Variable length decoder of digital compressed video signal | |
KR950015375A (en) | Memory control method and circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |