KR940015859A - Interrupt Arbitration Device of Tycom System - Google Patents
Interrupt Arbitration Device of Tycom System Download PDFInfo
- Publication number
- KR940015859A KR940015859A KR1019920026553A KR920026553A KR940015859A KR 940015859 A KR940015859 A KR 940015859A KR 1019920026553 A KR1019920026553 A KR 1019920026553A KR 920026553 A KR920026553 A KR 920026553A KR 940015859 A KR940015859 A KR 940015859A
- Authority
- KR
- South Korea
- Prior art keywords
- arbitration
- interrupt
- delay line
- delay
- logic
- Prior art date
Links
Landscapes
- Bus Control (AREA)
Abstract
본 발명은 타이콤(TICOM)시스템 버스의 인터럽트 중재장치에 관한 것으로, 특히 중재로직의 지연라인을 제거하여 인터럽트 중재로직의 안정화를 기할수 있도록한 것이다.The present invention relates to an interrupt arbitration apparatus of a TICOM system bus, and in particular, to eliminate the delay line of the arbitration logic to stabilize the interrupt arbitration logic.
종래의 중재장치에 의하면 지연라인(Delay)이 개입되므로 이 지연라인에 의한 신호지연과 각 로직의 게이트가 갖는 전파시간상의 차이로 인하여 정확한 중재 타이밍을 맞추기 어렵고, 따라서 인터럽트 분실등의 에러가 발생되는 등의 문제점이 있다.According to the conventional arbitration device, since a delay line (Delay) is involved, it is difficult to match the correct arbitration timing due to the signal delay caused by the delay line and the difference in propagation time of the gate of each logic, and thus an error such as an interrupt loss occurs. There is such a problem.
본 발명은 중재로직의 25nsec지연라인을 제거하므로서 시간지연에 구애됨이 없이 중재를 수행할수 있고, 따라서 칩이나 버스상에서의 세팅시간에 관계없이 안정된 인터럽트 중재를 수행할수 있도록한 것으로, 타이콤 시스템 버스이 인터럽트 중재부에 적용한다.The present invention eliminates the 25 nsec delay line of arbitration logic, thereby allowing arbitration to be performed without regard to time delay, and thus enabling stable interrupt arbitration regardless of setting time on a chip or bus. Applies to interrupt arbitration.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명의 인터럽트 중재장치의 회로도, 제3도는 4개의 프로세서가 참여하는 경우의 각 프로세서의 8비트 중재데이타의 예, 제5도는 본 발명의 인터럽트 버스중재 타이밍도.2 is a circuit diagram of an interrupt arbitration apparatus of the present invention, and FIG. 3 is an example of 8-bit arbitration data of each processor when four processors participate. FIG. 5 is an interrupt bus mediation timing diagram of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920026553A KR940015859A (en) | 1992-12-30 | 1992-12-30 | Interrupt Arbitration Device of Tycom System |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920026553A KR940015859A (en) | 1992-12-30 | 1992-12-30 | Interrupt Arbitration Device of Tycom System |
Publications (1)
Publication Number | Publication Date |
---|---|
KR940015859A true KR940015859A (en) | 1994-07-21 |
Family
ID=67215199
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920026553A KR940015859A (en) | 1992-12-30 | 1992-12-30 | Interrupt Arbitration Device of Tycom System |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940015859A (en) |
-
1992
- 1992-12-30 KR KR1019920026553A patent/KR940015859A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900005311A (en) | Interrupt Control Device | |
KR900015453A (en) | Comparison circuits for comparing two binary signals, comparison circuit systems and processing circuits including such comparison circuits | |
KR970007567A (en) | Dual-Bus Riser Card Only for Expansion Slots | |
KR940007649A (en) | Digital signal processor | |
KR940015859A (en) | Interrupt Arbitration Device of Tycom System | |
JPS6155300B2 (en) | ||
KR0150125B1 (en) | Memory delay time varying apparatus for data processing | |
JPS5723132A (en) | Acquisition system for priority right of interruption | |
JPS6468870A (en) | Wait circuit | |
KR920006860A (en) | Multi-Process System Arbiter Delay Circuit | |
KR930018387A (en) | Interrupt handler | |
KR950012232A (en) | Local block transmission circuit in VM bus interface board | |
KR900000607B1 (en) | Circuit for dividing dmac channel request | |
KR0146742B1 (en) | Time division memory access apparatus | |
KR940022285A (en) | Data processing system and processor used in it | |
JPS6419459A (en) | Common bus arbiter | |
KR930004866A (en) | High speed data transmission and reception interface circuit and method | |
JPS6458041A (en) | Microcomputer | |
KR910012964A (en) | How to Arbitrate Interrupt Buses | |
KR930020843A (en) | Clock signal selection circuit | |
KR970002664A (en) | Control signal supply circuit | |
KR880011679A (en) | DMA Access Arbitration Device | |
KR880014469A (en) | Bit sequential signal scaling device | |
KR950006606A (en) | Cache memory access time adjustment circuit | |
KR930002960A (en) | Common memory access device between different processors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |