KR930016894A - CPU type detection method and display device - Google Patents

CPU type detection method and display device Download PDF

Info

Publication number
KR930016894A
KR930016894A KR1019920000662A KR920000662A KR930016894A KR 930016894 A KR930016894 A KR 930016894A KR 1019920000662 A KR1019920000662 A KR 1019920000662A KR 920000662 A KR920000662 A KR 920000662A KR 930016894 A KR930016894 A KR 930016894A
Authority
KR
South Korea
Prior art keywords
value
coprocessor
control register
cpu
routine
Prior art date
Application number
KR1019920000662A
Other languages
Korean (ko)
Other versions
KR970008522B1 (en
Inventor
김동욱
Original Assignee
김영수
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김영수, 삼성전자 주식회사 filed Critical 김영수
Priority to KR1019920000662A priority Critical patent/KR970008522B1/en
Publication of KR930016894A publication Critical patent/KR930016894A/en
Application granted granted Critical
Publication of KR970008522B1 publication Critical patent/KR970008522B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Control Of El Displays (AREA)

Abstract

롬바이오스 루틴이 시작되는 시작단계와; 타이머를 통해 CPU의 MP＃ 핀값이 1인지를 판단하는 단계와; MP＃ 핀값이 1이 아닐경우에 80487SX 루틴을 수행하는 단계와; MP＃ 핀값이 1일 경우에 코프로세서의 컨트롤 레지스터의 값을 읽는 단계와; 읽어들인 코프로세서의 컨트롤 레지스터의 갓이 37FH 인지를 판단하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 37FH일 경우에 80486DX 루틴을 수행하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 37FH가 아닐 경우에 코프로세서의 컨트롤 레지스터의 값이 FFFH인지를 판단하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 FFFH일 경우에 80486SX 루틴을 수행하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 FFFH가 아닐 경우에 CPU 종류에 대한 검출이 되지 않는다는 에러상태를 표시하는 단계와; CPU 종류의 감지에 대한 처리를 모두 종류하고 다음 단계로 넘어가는 단계로 구성되어; PC 호환기종에서 CPU의 종류를 자동으로 감지하여 해당 루틴을 수행하면서 감지된 CPU의 종류를 외부에 표시해주는 CPU종류의 감지방법과 그 표시장치에 관한 것.A starting step of starting a ROMBIOS routine; Determining whether the MP ＃ pin value of the CPU is 1 through a timer; Executing the 80487SX routine when the MPV pin value is not 1; Reading the value of the control register of the coprocessor when the MP ＃ pin value is 1; Determining whether the head of the read coprocessor is 37FH; Performing an 80486DX routine when the value of the control register of the coprocessor is 37FH; Determining whether the value of the control register of the coprocessor is FFFH when the value of the control register of the coprocessor is not 37FH; Performing an 80486SX routine when the value of the control register of the coprocessor is FFFH; Displaying an error state that no CPU type is detected when the value of the control register of the coprocessor is not FFFH; Consists of all kinds of processing for the detection of the CPU type and proceeding to the next step; CPU type detection method and display device that automatically detects CPU type in PC compatible model and displays the detected CPU type to the outside while performing the relevant routine.

Description

CPU 종류의 감지방법과 그 표시장치CPU type detection method and display device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 이 발명의 실시예에 따른 CPU종류의 감지방법의 동작 흐름도이고, 제2도는 이 발명의 실시예에 따른 CPU 종류의 표시장치의 상세 회로도이다.1 is an operation flowchart of a CPU type detection method according to an embodiment of the present invention, and FIG. 2 is a detailed circuit diagram of a CPU type display device according to an embodiment of the present invention.

Claims (2)

롬바이오스 루틴이 시작되는 시작단계와; 타이머를 통해 CPU의 MP＃ 핀값이 1인지를 판단하는 단계와; CPU의 MP＃ 핀값이 1이 아닐경우에 80487SX 루틴을 수행하는 단계와; CPU의 MP＃ 핀값이 1일 경우에 코프로세서의 컨트롤 레지스터의 값을 읽는 단계와; 읽어들인 코프로세서의 컨트롤 레지스터의 값이 37FH 인지를 판단하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 37FH일 경우에 80486DX 루틴을 수행하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 37FH가 아닐 경우에 코프로세서의 컨트롤 레지스터의 값이 FFFH인지를 판단하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 FFFH일 경우에 80486SX 루틴을 수행하는 단계와; 코프로세서의 컨트롤 레지스터의 값이 FFFH가 아닐 경우에 CPU 종류에 대한 검출이 되지 않는다는 에러상태를 표시하는 단계와; CPU 종류의 감지에 대한 처리를 모두 종료하고 다음 단계로 넘어가는 단계로 이루어지는 것을 특징으로 하는 CPU 종류의 감지방법.A starting step of starting a ROMBIOS routine; Determining whether the MP ＃ pin value of the CPU is 1 through a timer; Executing the 80487SX routine when the MPV pin value of the CPU is not 1; Reading the value of the control register of the coprocessor when the MP ＃ pin value of the CPU is 1; Determining whether the value of the control register of the read coprocessor is 37FH; Performing an 80486DX routine when the value of the control register of the coprocessor is 37FH; Determining whether the value of the control register of the coprocessor is FFFH when the value of the control register of the coprocessor is not 37FH; Performing an 80486SX routine when the value of the control register of the coprocessor is FFFH; Displaying an error state that no CPU type is detected when the value of the control register of the coprocessor is not FFFH; CPU type detection method comprising the step of ending all processing for the detection of the CPU type and proceed to the next step. 시스템 버스의 어드레스 신호선에 연결되어 입력된 어드레스 신호로부터 클럭 시노를 발생시키는 디코더와; 상기한 디코더에 클러단자가 각각 연결되어, 클럭 신호의 상승 모서리에서 CPU의 종류를 나타내는 데이터신호를 출력하는 제1, 제2, 제3 D형 프립플롭과; 상기한 제1, 제2, 제3 D형 플립플롭의 출력단자에 각각 연결된 저항과; 상기한 저항에 연결되어, CPU의 종류에 따라 선택되어 구동됨으로써 발광되는 발광수단으로 이루어지는 것을 특징으로 하는 CPU 종류의 표시장치.A decoder connected to an address signal line of a system bus and generating a clock signal from an input address signal; First, second, and third D-type flip-flops connected to the decoders to output data signals indicating types of CPUs at rising edges of the clock signal; Resistors connected to the output terminals of the first, second, and third D flip-flops, respectively; And a light emitting means connected to the resistors and selected and driven according to the type of the CPU to emit light. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920000662A 1992-01-17 1992-01-17 Method for detecting cpu pattern, and displaying device thereof KR970008522B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920000662A KR970008522B1 (en) 1992-01-17 1992-01-17 Method for detecting cpu pattern, and displaying device thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920000662A KR970008522B1 (en) 1992-01-17 1992-01-17 Method for detecting cpu pattern, and displaying device thereof

Publications (2)

Publication Number Publication Date
KR930016894A true KR930016894A (en) 1993-08-30
KR970008522B1 KR970008522B1 (en) 1997-05-24

Family

ID=19328043

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920000662A KR970008522B1 (en) 1992-01-17 1992-01-17 Method for detecting cpu pattern, and displaying device thereof

Country Status (1)

Country Link
KR (1) KR970008522B1 (en)

Also Published As

Publication number Publication date
KR970008522B1 (en) 1997-05-24

Similar Documents

Publication Publication Date Title
KR970012203A (en) Data processing system for executing trace functions and their methods
KR910012924A (en) Bus monitor to selectively catch errors that occur independently from multiple sources
KR910012925A (en) How to initialize and address the components of your personal computer system and memory
KR960001991A (en) Information processing device
KR860700300A (en) Input memory circuit means and its distribution method
KR930016894A (en) CPU type detection method and display device
KR20000008628A (en) Booting music outputting method of computer system
EP0150260A2 (en) Method for sensing and simulating digital logic states
JPS61267858A (en) Microcomputer
KR930005750Y1 (en) Circuit for toggling busy signal of co-processor
KR890015130A (en) Microprocessor
KR970004260B1 (en) Bus status test method
KR890008688A (en) How to Display Erra Codes on Computer Systems
KR200172902Y1 (en) A logic for sensing the switch
JPS6235947A (en) Controller
KR960025067A (en) Interrupt controller
KR940008120Y1 (en) Memory controller for display
KR890016487A (en) Method of setting palette data by display mode and system for performing it
KR970022341A (en) Serial flip-flop test time saver
KR970026512A (en) Power supply terminal and voltage regulator fault condition detection device and method for driving memory
KR950015066A (en) Programming support method in programmable timer
KR890015148A (en) Desktop electronic calculator
JPS62133537A (en) Read only memory simulator
KR970048576A (en) Electronic control unit tester using liquid crystal display
KR970012165A (en) Central processing unit signal status monitoring unit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050830

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee