KR930014599A - Current Reduction Circuit of Semiconductor Memory - Google Patents
Current Reduction Circuit of Semiconductor Memory Download PDFInfo
- Publication number
- KR930014599A KR930014599A KR1019910025749A KR910025749A KR930014599A KR 930014599 A KR930014599 A KR 930014599A KR 1019910025749 A KR1019910025749 A KR 1019910025749A KR 910025749 A KR910025749 A KR 910025749A KR 930014599 A KR930014599 A KR 930014599A
- Authority
- KR
- South Korea
- Prior art keywords
- circuit
- eqp
- semiconductor memory
- current reduction
- reduction circuit
- Prior art date
Links
Abstract
본 발명은 반도체 메모리의 전류감소회로에 관한 것으로, 입력단(1)과, 어드레스 버퍼(2)와, EQP신호발생회로(10)와, 프리 디코더회로(9)와, X-디코더(11)를 구비하여, 입력으로 들어오는 신호를 수신하여, 일정기간지연시킨후, EQP신호를 발생시켜서, 워드라인이 선택되고, 판독동작이 완료된후, 상기 EQP신호로 다시 워드라인을 오프시킴으로 판독동작완료후 셀에 흐르는 전류를 방지하여 전류소비를 감소시키는 반도체 메모리의 전류감소회로에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a current reduction circuit of a semiconductor memory, and includes an input stage 1, an address buffer 2, an EQP signal generation circuit 10, a predecoder circuit 9, and an X-decoder 11. After receiving the signal coming into the input, delaying for a certain period of time, generates the EQP signal, the word line is selected, after the read operation is completed, the word line is turned off again by the EQP signal, the cell after the completion of the read operation The present invention relates to a current reduction circuit of a semiconductor memory which prevents current flowing through and reduces current consumption.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제3도는 본 발명을 적용한 위드라인 선택회로를 도시한 도면.3 is a view showing a withline selection circuit to which the present invention is applied.
제4도는 본 발명이 적용된 회로에 대한 신호파형도.4 is a signal waveform diagram of a circuit to which the present invention is applied.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910025749A KR930014599A (en) | 1991-12-31 | 1991-12-31 | Current Reduction Circuit of Semiconductor Memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910025749A KR930014599A (en) | 1991-12-31 | 1991-12-31 | Current Reduction Circuit of Semiconductor Memory |
Publications (1)
Publication Number | Publication Date |
---|---|
KR930014599A true KR930014599A (en) | 1993-07-23 |
Family
ID=67346080
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910025749A KR930014599A (en) | 1991-12-31 | 1991-12-31 | Current Reduction Circuit of Semiconductor Memory |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930014599A (en) |
-
1991
- 1991-12-31 KR KR1019910025749A patent/KR930014599A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5844857A (en) | Row address control circuits having a predecoding address sampling pulse generator and methods for memory devices | |
KR980011453A (en) | Output buffer circuit | |
KR970012701A (en) | Word line sequential control semiconductor memory device | |
KR970049588A (en) | High speed data access device in memory | |
KR970060227A (en) | Clock control column decoder | |
KR940020425A (en) | Bootstrap decoder circuit and its operation method | |
KR100548096B1 (en) | Synchronous memory unit | |
IE54352B1 (en) | Decoder circuit for a semiconductor device | |
KR930014599A (en) | Current Reduction Circuit of Semiconductor Memory | |
KR19990066774A (en) | Semiconductor device capable of suppressing ringing of output waveforms | |
JP2908776B2 (en) | Write recovery guarantee circuit for memory device and operation signal control method | |
KR100200766B1 (en) | Column decoder for semiconductor memory device | |
KR100308067B1 (en) | How to control row address strobe path | |
KR100333684B1 (en) | Signal generating apparatus with sufficient timing margin | |
KR100265604B1 (en) | Word line driving apparatus for semiconductor memory | |
KR100204798B1 (en) | Mode register | |
KR100271806B1 (en) | Circuit and method of write recovery time control in semiconductor memory | |
KR950002026B1 (en) | Cell current reduction curcuit of memory device | |
KR930006631B1 (en) | Bit line charging circuit of sram | |
KR0122846B1 (en) | Fqualizer pulse timing circuit in sense amplifier | |
KR950002017B1 (en) | Current reduction circuit of sense amplifier | |
KR970017622A (en) | Semiconductor Memory Device with Multi-Bank Structure | |
KR970051138A (en) | Activation signal generation circuit of semiconductor memory | |
KR980004998A (en) | An initial pre-charge generator of the synchronous DRAM | |
JPH11185480A (en) | Input buffer circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |