KR920008360Y1 - Lead frame - Google Patents
Lead frame Download PDFInfo
- Publication number
- KR920008360Y1 KR920008360Y1 KR2019890017652U KR890017652U KR920008360Y1 KR 920008360 Y1 KR920008360 Y1 KR 920008360Y1 KR 2019890017652 U KR2019890017652 U KR 2019890017652U KR 890017652 U KR890017652 U KR 890017652U KR 920008360 Y1 KR920008360 Y1 KR 920008360Y1
- Authority
- KR
- South Korea
- Prior art keywords
- lead
- lead frame
- package
- neighboring
- leads
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래의 리드프레임에 패케이지를 형성한 도면.1 is a diagram in which a package is formed in a conventional lead frame.
제2도는 본 고안에 의한 리드프레임에 패케이지를 형성한 도면.2 is a view showing a package formed on the lead frame according to the present invention.
* 도면의주요부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings
1,1' : 리드프레임 2,2' : 리드프레임1,1 ': Leadframe 2,2': Leadframe
3,3' : 리드 4,4' : 리드3,3 ': lead 4,4': lead
본 고안은 IC의 리드프레임에 관한 것으로, 특히 리드프레임의 리드가 이웃하는 리드프레임의 리드와 각각 접속되어 있는 것을 각각 분리하여 형성한 리드프레임에 관한 것이다.The present invention relates to a lead frame of an IC, and more particularly, to a lead frame formed by separately separating the leads of the lead frame from the leads of the neighboring lead frames, respectively.
종래에 사용되는 리드프레이의 리드는 이웃하는 리드프레임의 리드와 접속되어 있어, 몰드공정 후 댐바를 제거하고 상기 이웃하는 리드와 리드간의 접속부는 펀치를 사용하여 각각 분리시킨 후 상기 분리된 리드를 절곡시켜 IC를 완성한다.The lead of a conventional lead play is connected to a lead of a neighboring lead frame. After the mold process, the dam bar is removed, and the connection between the neighboring lead and the lead is separated using a punch, and then the separated lead is bent. To complete the IC.
그러나, 상기의 이웃하는 리드와 접속된 리드를 분리시키기 위하여 펀치를 사용할때, 그 충격이 성형된 패케이지에 전달되어 패케이지와 리드사이에 크랙이나 갭을 형성시켜 수분이 패케이지 내부로 침투되는 문제점이 발생되었다.However, when a punch is used to separate the lead connected to the neighboring lead, the impact is transmitted to the molded package, forming a crack or a gap between the package and the lead, so that moisture penetrates into the package. A problem has occurred.
따라서, 본 고안은 상기의 문제점을 해결하기 위하여 각각 리드프레임을 이웃하는 리드프레임의 리드와 분리시켜 형상함으로서 그로인하여 리드 절단공정을 생략하고 발생되는 충격을 방지할수 있는 리드프레임을 제공하는 데 그 목적이 있다.Accordingly, the present invention is to provide a lead frame that can avoid the impact caused by omitting the lead cutting process by forming each lead frame separated from the lead of the neighboring lead frame to solve the above problems. There is this.
이하, 첨부된 도면을 참고하여 상세히 설명하면 다음과 같다.Hereinafter, with reference to the accompanying drawings in detail as follows.
제1도는 종래의 리드프레임(1 및 2)을 이용하여 칩마운드, 와이어 및 몰드공정을 진행시켜 패케이지(5)를 형성한 상태의 도면으로서 종래에 일반적으로 사용되는 리드프레임(1)의 리드(3)는 그 이웃하는 리드프레임(1)의 리드(4)의 접속된 상태를 도시한다.FIG. 1 is a view of a state in which a package 5 is formed by performing chip mount, wire, and mold processes using the lead frames 1 and 2 of the related art, and leads of the lead frame 1 generally used in the related art. (3) shows the connected state of the lead 4 of the neighboring lead frame 1.
이러한 구조는 상술한 바와같이 후공정의 절단공정시 발생되는 미세한 충격을 방지할수가 없다.Such a structure cannot prevent the minute impact generated during the cutting process of the post process as described above.
제2도는 본 고안에 의해 제조된 리드프레임(1' 및 2')을 이용하여 칩마운트, 와이어본딩, 및 몰드공정을 진행시켜 패케이지(5')를 형성한 상태의 도면으로서, 리드프레이(1')의 리드(3')가 그 이웃하는 리드프레임(2')의 리드(4')와 소정거리 만큼 떨어진 상태로 형성된 것을 도시한다. 이는 금형에 의한 제작시 상기 리드(4')간의 거리를 소정거리 이격된 상태로 하여 제조할수가 있다.2 is a view showing a state in which the package 5 'is formed by performing chip mount, wire bonding, and mold processes using the lead frames 1' and 2 'manufactured according to the present invention. The lead 3 'of 1' is formed to be spaced apart from the lead 4 'of the neighboring lead frame 2' by a predetermined distance. This can be manufactured in a state in which the distance between the leads (4 ') is a predetermined distance apart during manufacturing by the mold.
상기한 바와 같이 본 고안은 리드프레임의 리드를 각각 이격시켜 형성함으로써, 몰드공정후 절단공정을 생략할수 있어서 패케이지의 리드사이에 크랙이나 갭이 발생되는 문제점을 해결할수가 있으므로 반도체 소자의 안정성을 더욱 높일수 있다.As described above, the present invention is formed by separating the leads of the lead frame, so that the cutting process after the mold process can be omitted, thereby solving the problem that cracks or gaps are generated between the leads of the package, thereby improving stability of the semiconductor device. You can increase it.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890017652U KR920008360Y1 (en) | 1989-11-28 | 1989-11-28 | Lead frame |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890017652U KR920008360Y1 (en) | 1989-11-28 | 1989-11-28 | Lead frame |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910009948U KR910009948U (en) | 1991-06-29 |
KR920008360Y1 true KR920008360Y1 (en) | 1992-11-20 |
Family
ID=19292395
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019890017652U KR920008360Y1 (en) | 1989-11-28 | 1989-11-28 | Lead frame |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR920008360Y1 (en) |
-
1989
- 1989-11-28 KR KR2019890017652U patent/KR920008360Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR910009948U (en) | 1991-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3426811B2 (en) | Semiconductor device and manufacturing method thereof | |
US20020149090A1 (en) | Lead frame and semiconductor package | |
KR920008360Y1 (en) | Lead frame | |
US7002239B1 (en) | Leadless leadframe packaging panel featuring peripheral dummy leads | |
JPH04340751A (en) | Plastic molded type semiconductor device | |
KR0140458B1 (en) | Leadframe for semiconductor package | |
JPH06196609A (en) | Lead frame and semiconductor device using same | |
JPS5921050A (en) | Manufacture of semiconductor device | |
US5690877A (en) | Method of processing a semiconductor chip package | |
KR950010015Y1 (en) | Ti-bar structure of ic package | |
JPS63133656A (en) | Semiconductor device | |
JPS6234154B2 (en) | ||
KR970006523Y1 (en) | Semiconductor manufacture type lead frame structure | |
JP2560909B2 (en) | Resin-sealed semiconductor device and lead frame | |
KR920006185B1 (en) | Method of fabricating ic with junction type leadframe | |
JPS6092643A (en) | Manufacture of semiconductor device | |
KR940007758Y1 (en) | Semiconductor lead frame | |
KR200168394Y1 (en) | Lead frame of semiconductor package | |
KR950006132Y1 (en) | Lead frame fish tail structure | |
KR100285917B1 (en) | semiconductor package strip and forming method thereof | |
JP2724328B2 (en) | Semiconductor device | |
KR200183768Y1 (en) | Lead frame | |
JPH0464256A (en) | Manufacture of semiconductor device | |
JPS60161645A (en) | Semiconductor device | |
KR930006897A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20021018 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |