KR920005362A - Planarization method of insulating film between wiring layers - Google Patents

Planarization method of insulating film between wiring layers Download PDF

Info

Publication number
KR920005362A
KR920005362A KR1019900012345A KR900012345A KR920005362A KR 920005362 A KR920005362 A KR 920005362A KR 1019900012345 A KR1019900012345 A KR 1019900012345A KR 900012345 A KR900012345 A KR 900012345A KR 920005362 A KR920005362 A KR 920005362A
Authority
KR
South Korea
Prior art keywords
oxide film
film
deposition oxide
deposition
insulating film
Prior art date
Application number
KR1019900012345A
Other languages
Korean (ko)
Inventor
안용철
박인선
홍창기
최수한
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019900012345A priority Critical patent/KR920005362A/en
Publication of KR920005362A publication Critical patent/KR920005362A/en

Links

Abstract

내용 없음No content

Description

배선층간의 절연막 평탄화방법Planarization method of insulating film between wiring layers

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3a도 내지 제3d도는 본 발명에 따른 배선층간의 절연막 평탄화법을 도시한 공정순서도.3A to 3D are process flow charts showing an insulating film planarization method between wiring layers according to the present invention.

Claims (7)

다층배선시, 하부 배선층위에 제1증착산화막, SOG막 및 제2증착산화막을 차례로 적층하여 배선층간의 절연막으로 사용하는 배선층간의 절연막 평탄화방법에 있어서, 상기 제1증착산화막 형성후에 상기 제1증착산화막의 요부가 V형을 이루도록 변형시키는 공정을 더 구비함을 특징으로 하는 배선층간의 절연막 평탄화방법.In the multi-layer wiring, an insulating film planarization method between wiring layers in which a first deposition oxide film, an SOG film, and a second deposition oxide film are sequentially stacked on the lower wiring layer and used as an insulating film between wiring layers, wherein after forming the first deposition oxide film, And a step of modifying the recessed portion to form a V-shape. 제1항에 있어서, 상기 제1증착산화막 및 제2증착산화막은 플라즈마 증착 장치를 사용하여 형성된 플라즈마 실리콘 산화막으로 하는 것을 특징으로 하는 배선층간의 절연막 평탄화방법.The method of claim 1, wherein the first deposition oxide film and the second deposition oxide film are plasma silicon oxide films formed using a plasma deposition apparatus. 제2항에 있어서, 상기 제1증착산화막 및 제2증착산화막 두께는 300nm정도로 하는 것을 특징으로 하는 배선층간의 절연막 평탄화방법.The method of claim 2, wherein the thickness of the first deposition oxide film and the second deposition oxide film is about 300 nm. 제1항에 있어서, 상기 제1층착산화막의 요부의 형상은 아르곤 스퍼터 식각공정을 통하여 이루어지는 것을 특징으로 하는 배선층간의 절연막 평탄화방법.The method of claim 1, wherein the main portion of the first oxide layer is formed by an argon sputter etching process. 제4항에 있어서, 상기 제1증착산화막은 100nm정도 식각되는 것을 특징으로 하는 배선층간의 절연막 평탄화방법The method of claim 4, wherein the first deposition oxide is etched by about 100 nm. 제5항에 있어서, 상기 배선층간의 절연막 평탄화 방법은 상기 아르곤 스퍼터 식각공정을 통하여 각이진 제1증착산화막위에, 이 제1증착산화막과 동일한 산화막을 형성시키는 공정을 더 구비함을 특징으로 하는 배선층간의 절연막 평탄화방법.6. The method of claim 5, wherein the insulating film planarization method between the wiring layers further comprises a step of forming the same oxide film as the first deposition oxide film on the angled first deposition oxide film through the argon sputter etching process. Insulating film planarization method. 제6항에 있어서, 상기 SOG막은 140nm정도의 무기성 SOG막을 반복도포하여 형성됨을 특징으로 하는 배선층간의 절연막 평탄화방법.7. The method of claim 6, wherein the SOG film is formed by repeatedly applying an inorganic SOG film of about 140 nm. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임※ Note: The disclosure is based on the initial application.
KR1019900012345A 1990-08-10 1990-08-10 Planarization method of insulating film between wiring layers KR920005362A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900012345A KR920005362A (en) 1990-08-10 1990-08-10 Planarization method of insulating film between wiring layers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900012345A KR920005362A (en) 1990-08-10 1990-08-10 Planarization method of insulating film between wiring layers

Publications (1)

Publication Number Publication Date
KR920005362A true KR920005362A (en) 1992-03-28

Family

ID=67542862

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900012345A KR920005362A (en) 1990-08-10 1990-08-10 Planarization method of insulating film between wiring layers

Country Status (1)

Country Link
KR (1) KR920005362A (en)

Similar Documents

Publication Publication Date Title
KR920005362A (en) Planarization method of insulating film between wiring layers
KR940008049A (en) Integrated circuit manufacturing method
KR920005300A (en) Method of forming multi-faceted metal wiring
KR970052844A (en) Manufacturing Method of Semiconductor Device
KR930006825A (en) Manufacturing Method of Semiconductor Device
KR950021224A (en) How to Form Multilayer Metal Wiring
KR980005442A (en) Metal wiring formation method
KR930003279A (en) Surface planarization method of semiconductor device
KR970052930A (en) Metal wiring film formation method of semiconductor device
KR970053562A (en) Interlayer insulating film formation method of semiconductor device
KR970052885A (en) Method of forming protective film of semiconductor device
KR970052386A (en) Metal wiring formation method of semiconductor device
KR930014793A (en) Metal Process of Semiconductor Device
KR940016681A (en) Method for manufacturing isolation region of semiconductor integrated circuit
KR960019511A (en) Manufacturing Method of Semiconductor Device
KR970023630A (en) Semiconductor device manufacturing method
KR960039286A (en) How to Form Via Holes
KR970023816A (en) Multi layer etching method
KR970052389A (en) Contact hole formation method of semiconductor device
KR910013464A (en) Contact hole formation method for multilayer wiring
KR970053586A (en) Metal wiring formation method of semiconductor device
KR970053555A (en) Method for forming interlayer insulating film of semiconductor device
KR970052899A (en) Field oxide film formation method
KR970003845A (en) Metal wiring formation method of semiconductor device
KR980005828A (en) Method for planarizing semiconductor devices

Legal Events

Date Code Title Description
A201 Request for examination
WITB Written withdrawal of application