KR920003560A - Method of forming N + S / D by auto doping of morph transistor - Google Patents

Method of forming N + S / D by auto doping of morph transistor Download PDF

Info

Publication number
KR920003560A
KR920003560A KR1019900010598A KR900010598A KR920003560A KR 920003560 A KR920003560 A KR 920003560A KR 1019900010598 A KR1019900010598 A KR 1019900010598A KR 900010598 A KR900010598 A KR 900010598A KR 920003560 A KR920003560 A KR 920003560A
Authority
KR
South Korea
Prior art keywords
poly
forming
doping
auto
substrate
Prior art date
Application number
KR1019900010598A
Other languages
Korean (ko)
Inventor
김홍선
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019900010598A priority Critical patent/KR920003560A/en
Publication of KR920003560A publication Critical patent/KR920003560A/en

Links

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Weting (AREA)

Abstract

내용 없음No content

Description

모스트랜지스터의 오토도핑에 의한 N+S/D형성 방법N + S / D formation method by auto doping of morph transistor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 N+S/D형성 공정을 나타낸 단면도.1 is a cross-sectional view showing an N + S / D forming process of the present invention.

제2도는 본 발명의 N+S/D형성 후의 평면도다.2 is a plan view after N + S / D formation of the present invention.

Claims (2)

기판 위에 산화막, N+S/D가 될 폴리를 증착한 후 이 폴리 위에 이온을 주입하는 공정과, 상기 N+S/D 폴리를 마스크로하여 이 N+S/D폴리를 선택적으로 식각하고 산화막을 식각하는 공정과, 도핑되지 않은 폴리를 증착하여 N+S/D폴리 측면에만 폴리가 남도록 식각하는 공정과, 기판에 오토도핑시켜 이 기판에 형성되는 도핑농도가 N+S/D폴리에 형성된 도핑농도 보다 낮게 형성하는 공정을 순차적으로 실시함을 특징으로 하는 모스트랜지스터의 오토도핑에 의한 N+S/D형성 방법.After depositing the oxide film, N + S / D poly be on the substrate selectively etching the N + S / D poly subject to the step of implanting ion on the pulley, the N + S / D Poly as a mask and oxide film depositing step, a non-doped poly to etch the N + S / D poly side only poly remain in step, the substrate for etching the doping concentration formed on the substrate by the auto doping formed in the N + S / D poly A method of forming an N + S / D by autodoping a MOS transistor, characterized in that the step of forming a lower than the doping concentration is performed sequentially. 제1항에 있어서, N+대신 P+를 주입함을 특징으로 하는 모스트랜지스터의 오토도핑에 의한 N+S/D형성 방법.The method of claim 1, wherein, instead of the N + N + S / D method is formed by auto-doping of the MOS transistor, characterized in that the P + implantation. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900010598A 1990-07-12 1990-07-12 Method of forming N + S / D by auto doping of morph transistor KR920003560A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900010598A KR920003560A (en) 1990-07-12 1990-07-12 Method of forming N + S / D by auto doping of morph transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900010598A KR920003560A (en) 1990-07-12 1990-07-12 Method of forming N + S / D by auto doping of morph transistor

Publications (1)

Publication Number Publication Date
KR920003560A true KR920003560A (en) 1992-02-29

Family

ID=67539060

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900010598A KR920003560A (en) 1990-07-12 1990-07-12 Method of forming N + S / D by auto doping of morph transistor

Country Status (1)

Country Link
KR (1) KR920003560A (en)

Similar Documents

Publication Publication Date Title
KR920017274A (en) Manufacturing Method of BiCMOS Device
KR960032621A (en) Junction formation method with low sheet resistance
KR920003560A (en) Method of forming N + S / D by auto doping of morph transistor
KR960009015A (en) Gate electrode formation method of semiconductor device
KR100218367B1 (en) Manufacturing process of dual gate semiconductor device
KR920007234A (en) Enmoose BLDD manufacturing method
KR970053448A (en) Manufacturing Method of Semiconductor Device
KR920003458A (en) Semiconductor device manufacturing method
KR920007181A (en) Manufacturing Method of N-MOS LDD Transistor
KR920017241A (en) Manufacturing method of bi-mos SRAM cell
KR930003293A (en) MOS transistor manufacturing method
KR960026554A (en) Semiconductor device manufacturing method
KR920003469A (en) MOSFET manufacturing method with LDD structure
KR920015592A (en) LDD structure transistor manufacturing method
KR910015060A (en) Method of manufacturing CCD channel using magnetic alignment
KR920007071A (en) Trench isolation region formation method using investment oxidation
KR920013747A (en) Soy structure semiconductor device manufacturing method
KR920007229A (en) Bipolar Transistor Manufacturing Method
KR930003434A (en) LDD structure MOS transistor manufacturing method
KR910005483A (en) Capacitor Manufacturing Method
KR910019257A (en) Method for manufacturing P-channel transistor
KR920015615A (en) Manufacturing method of bipolar transistor
KR920015598A (en) Self-aligned bipolar junction transistor process method
KR890005883A (en) Manufacturing Method of Semiconductor Device
KR910020933A (en) CMOS transistor manufacturing method

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application