KR920003520B1 - 자성 매개 데이타 재생 시스템용 디지탈 장치 - Google Patents
자성 매개 데이타 재생 시스템용 디지탈 장치 Download PDFInfo
- Publication number
- KR920003520B1 KR920003520B1 KR1019840006640A KR840006640A KR920003520B1 KR 920003520 B1 KR920003520 B1 KR 920003520B1 KR 1019840006640 A KR1019840006640 A KR 1019840006640A KR 840006640 A KR840006640 A KR 840006640A KR 920003520 B1 KR920003520 B1 KR 920003520B1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- interval
- pulse
- input
- code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
- G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
- G11B5/09—Digital recording
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10046—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
- G11B20/10212—Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter compensation for data shift, e.g. pulse-crowding effects
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT8323411A IT1206332B (it) | 1983-10-25 | 1983-10-25 | Apparato digitale per sistema di recupero di informazioni binarie registrate su supporti magnetici. |
| IT23411A/83 | 1983-10-25 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR850003022A KR850003022A (ko) | 1985-05-28 |
| KR920003520B1 true KR920003520B1 (ko) | 1992-05-02 |
Family
ID=11206854
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019840006640A Expired KR920003520B1 (ko) | 1983-10-25 | 1984-10-25 | 자성 매개 데이타 재생 시스템용 디지탈 장치 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4672482A (enExample) |
| EP (1) | EP0141028B1 (enExample) |
| JP (1) | JPS60253064A (enExample) |
| KR (1) | KR920003520B1 (enExample) |
| DE (1) | DE3482431D1 (enExample) |
| IT (1) | IT1206332B (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1185412B (it) * | 1985-10-10 | 1987-11-12 | Honeywell Inf Systems | Tseparatore digitale di dati |
| IT1185411B (it) * | 1985-10-10 | 1987-11-12 | Honeywell Inf Systems | Separatore digitale di dati |
| JP2540805B2 (ja) * | 1986-04-12 | 1996-10-09 | ソニー株式会社 | ディジタル信号の伝送装置 |
| US4734900A (en) * | 1986-04-25 | 1988-03-29 | International Business Machines Corporation | Restoring and clocking pulse width modulated data |
| US4780844A (en) * | 1986-07-18 | 1988-10-25 | Commodore-Amiga, Inc. | Data input circuit with digital phase locked loop |
| JPS6352307A (ja) * | 1986-08-20 | 1988-03-05 | Toshiba Corp | 磁気デイスク装置 |
| US4851932A (en) * | 1988-01-29 | 1989-07-25 | Storage Technology Corporation | Adaptive compensation circuit for moving data storage media |
| JP2554719B2 (ja) * | 1988-09-30 | 1996-11-13 | 株式会社東芝 | 記録データ読取り方式 |
| US5025457A (en) * | 1989-04-21 | 1991-06-18 | Codex Corporation | Synchronizing continuous bit stream oriented terminals in a communications network |
| US5543975A (en) * | 1993-11-12 | 1996-08-06 | Hewlett-Packard Company | Removal of precompensation in a write data signal from a flexible disk controller |
| JP3345515B2 (ja) * | 1994-08-31 | 2002-11-18 | アイワ株式会社 | ピークシフト補正回路およびそれを使用した磁気記録媒体再生装置 |
| US6419554B2 (en) * | 1999-06-24 | 2002-07-16 | Micron Technology, Inc. | Fixed abrasive chemical-mechanical planarization of titanium nitride |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2234203A1 (de) * | 1972-07-12 | 1974-01-31 | Licentia Gmbh | Verfahren und vorrichtung zum empfang seriell ankommender, digitaler, phasenkodierter signale |
| IT1007175B (it) * | 1973-02-08 | 1976-10-30 | Siemens Ag | Circuito correttore digitale per correggere le sequenze di impulsi di lettura fornite da una memoria a strato magnetico |
| US3864735A (en) * | 1973-09-12 | 1975-02-04 | Burroughs Corp | Read/write system for high density magnetic recording |
| US4222080A (en) * | 1978-12-21 | 1980-09-09 | International Business Machines Corporation | Velocity tolerant decoding technique |
| US4344039A (en) * | 1979-03-13 | 1982-08-10 | Sanyo Electric Co., Ltd. | Demodulating circuit for self-clocking-information |
| US4298956A (en) * | 1979-05-14 | 1981-11-03 | Honeywell Information Systems Inc. | Digital read recovery with variable frequency compensation using read only memories |
| US4393458A (en) * | 1980-02-06 | 1983-07-12 | Sperry Corporation | Data recovery method and apparatus using variable window |
| JPS5720052A (en) * | 1980-07-11 | 1982-02-02 | Toshiba Corp | Input data synchronizing circuit |
| US4547890A (en) * | 1982-09-28 | 1985-10-15 | Abraham M. Gindi | Apparatus and method for forming d.c. free codes |
-
1983
- 1983-10-25 IT IT8323411A patent/IT1206332B/it active
-
1984
- 1984-06-27 DE DE8484107390T patent/DE3482431D1/de not_active Expired - Lifetime
- 1984-06-27 EP EP84107390A patent/EP0141028B1/en not_active Expired - Lifetime
- 1984-10-09 US US06/659,112 patent/US4672482A/en not_active Expired - Fee Related
- 1984-10-25 JP JP59225063A patent/JPS60253064A/ja active Granted
- 1984-10-25 KR KR1019840006640A patent/KR920003520B1/ko not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0141028A2 (en) | 1985-05-15 |
| DE3482431D1 (de) | 1990-07-12 |
| IT8323411A0 (it) | 1983-10-25 |
| US4672482A (en) | 1987-06-09 |
| IT1206332B (it) | 1989-04-14 |
| EP0141028B1 (en) | 1990-06-06 |
| JPS60253064A (ja) | 1985-12-13 |
| KR850003022A (ko) | 1985-05-28 |
| JPH0566676B2 (enExample) | 1993-09-22 |
| EP0141028A3 (en) | 1987-12-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920003520B1 (ko) | 자성 매개 데이타 재생 시스템용 디지탈 장치 | |
| US4596981A (en) | Synchronizing signal detecting circuit in a digital signal transmitting system | |
| JPH0157530B2 (enExample) | ||
| US4009490A (en) | PLO phase detector and corrector | |
| EP0034055B1 (en) | Variable window data recovery apparatus and method | |
| US4344039A (en) | Demodulating circuit for self-clocking-information | |
| CA1283479C (en) | Data input circuit with digital phase locked loop | |
| US4234896A (en) | PCM Recording and reproducing system | |
| US4672483A (en) | Information recording and reading apparatus having recording error checking circuit | |
| JPH0248991B2 (enExample) | ||
| KR880001340B1 (ko) | 데이타 재생장치 | |
| US6255911B1 (en) | PLL circuit protected against noise and missing pulses in a reference signal | |
| US4787094A (en) | Apparatus for transmitting digital signal | |
| US5402273A (en) | Circuit for determining window margin for data transitions in a streaming data device | |
| EP0195368B1 (en) | Digital apparatus for data recovery system | |
| EP0751518B1 (en) | Adjust bit determining circuit | |
| JPH036694B2 (enExample) | ||
| EP0222132A2 (en) | Digital data separator | |
| US4060837A (en) | Variable cell width recording | |
| US3996612A (en) | Test code generator | |
| GB2049370A (en) | Data recovery systems | |
| US6876607B2 (en) | Data recording method and apparatus for reducing fluctuation in DC component | |
| US4053738A (en) | Programmable data envelope detector | |
| US5297115A (en) | Detection of saved sectors on an optical disk | |
| JP2757371B2 (ja) | ビデオテープレコーダ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| G160 | Decision to publish patent application | ||
| PG1605 | Publication of application before grant of patent |
St.27 status event code: A-2-2-Q10-Q13-nap-PG1605 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| FPAY | Annual fee payment |
Payment date: 19950331 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 19960503 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 19960503 |