KR910010121U - Digital interface circuit - Google Patents

Digital interface circuit

Info

Publication number
KR910010121U
KR910010121U KR2019890018081U KR890018081U KR910010121U KR 910010121 U KR910010121 U KR 910010121U KR 2019890018081 U KR2019890018081 U KR 2019890018081U KR 890018081 U KR890018081 U KR 890018081U KR 910010121 U KR910010121 U KR 910010121U
Authority
KR
South Korea
Prior art keywords
interface circuit
digital interface
digital
circuit
interface
Prior art date
Application number
KR2019890018081U
Other languages
Korean (ko)
Other versions
KR950010393Y1 (en
Inventor
윤승환
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019890018081U priority Critical patent/KR950010393Y1/en
Publication of KR910010121U publication Critical patent/KR910010121U/en
Application granted granted Critical
Publication of KR950010393Y1 publication Critical patent/KR950010393Y1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/16—Sound input; Sound output
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • General Health & Medical Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
KR2019890018081U 1989-11-30 1989-11-30 Digital interface circuit KR950010393Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890018081U KR950010393Y1 (en) 1989-11-30 1989-11-30 Digital interface circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890018081U KR950010393Y1 (en) 1989-11-30 1989-11-30 Digital interface circuit

Publications (2)

Publication Number Publication Date
KR910010121U true KR910010121U (en) 1991-06-29
KR950010393Y1 KR950010393Y1 (en) 1995-12-11

Family

ID=19292631

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890018081U KR950010393Y1 (en) 1989-11-30 1989-11-30 Digital interface circuit

Country Status (1)

Country Link
KR (1) KR950010393Y1 (en)

Also Published As

Publication number Publication date
KR950010393Y1 (en) 1995-12-11

Similar Documents

Publication Publication Date Title
DE69132460D1 (en) ISDN interface circuit
DK590187A (en) PRINTED-ANTENNA circuit
DE69024431D1 (en) Flip-flop circuit
DK638687A (en) BAEREBELGEREGREPRODUCING CIRCUIT
DE69026551D1 (en) Integrator circuit
DE69118214T2 (en) Digital semiconductor circuit
DE3787576T2 (en) Digital peak hold circuit.
DE68912198D1 (en) Telephone interface circuit.
NO178316C (en) delay circuit
DE68924299T2 (en) Interface circuit.
DK683888D0 (en) TELEPHONE CIRCUIT
DE69027516T2 (en) Buffer circuit
KR910010121U (en) Digital interface circuit
KR920003179A (en) Asynchronous interface circuit
FR2607990B1 (en) DIGITAL LIMITER CIRCUIT
DE69025862D1 (en) Telephone interface circuit
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
KR900021305U (en) Digital input selection circuit
KR900019472U (en) Noagate circuit
KR910008193U (en) Handset circuit
KR920014034U (en) Digital delay circuit
KR930011743U (en) Interface circuit
KR910006586U (en) Digital data variable delay circuit
KR890020342U (en) Digital matrix circuit
KR890023514U (en) Terminal selection circuit for serial interface

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee