KR920014034U - Digital delay circuit - Google Patents
Digital delay circuitInfo
- Publication number
- KR920014034U KR920014034U KR2019900020619U KR900020619U KR920014034U KR 920014034 U KR920014034 U KR 920014034U KR 2019900020619 U KR2019900020619 U KR 2019900020619U KR 900020619 U KR900020619 U KR 900020619U KR 920014034 U KR920014034 U KR 920014034U
- Authority
- KR
- South Korea
- Prior art keywords
- delay circuit
- digital delay
- digital
- circuit
- delay
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900020619U KR950004646Y1 (en) | 1990-12-22 | 1990-12-22 | Digital delayed circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900020619U KR950004646Y1 (en) | 1990-12-22 | 1990-12-22 | Digital delayed circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920014034U true KR920014034U (en) | 1992-07-27 |
KR950004646Y1 KR950004646Y1 (en) | 1995-06-12 |
Family
ID=19307543
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019900020619U KR950004646Y1 (en) | 1990-12-22 | 1990-12-22 | Digital delayed circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950004646Y1 (en) |
-
1990
- 1990-12-22 KR KR2019900020619U patent/KR950004646Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950004646Y1 (en) | 1995-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69124002D1 (en) | Programmable delay circuit | |
DE69118953T2 (en) | Buffer circuit | |
IT1243878B (en) | SIGNAL DELAY CIRCUIT | |
DE69131531T2 (en) | Integrating circuit | |
DE69117553D1 (en) | Output circuit | |
DE69119152T2 (en) | Circuit arrangement | |
DE69119723D1 (en) | Circuit breaker | |
DE69118214D1 (en) | Digital semiconductor circuit | |
DE69125522D1 (en) | Photoelectric circuit | |
DE69115551T2 (en) | Buffer circuit | |
DE69128946T2 (en) | Circuit breaker | |
DE69130336D1 (en) | Channel-selecting circuit | |
NO178316C (en) | delay circuit | |
DE69121756D1 (en) | Asynchronous delay circuit | |
KR920014034U (en) | Digital delay circuit | |
DE69126401D1 (en) | Buffer circuit | |
KR920001430U (en) | Circuit breaker | |
KR920005232U (en) | Circuit breaker | |
KR920010505U (en) | Circuit breaker | |
KR930016745U (en) | Digital signal delay circuit | |
KR910014731U (en) | Digital gate low pass delay filter circuit | |
KR940006595U (en) | Digital comparison circuit | |
DE69119363T2 (en) | Hold circuit | |
KR930017038U (en) | Digital emphasis circuit | |
KR910019094U (en) | Delay time adjustment circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19990601 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |