KR930016745U - Digital signal delay circuit - Google Patents
Digital signal delay circuitInfo
- Publication number
- KR930016745U KR930016745U KR2019910023615U KR910023615U KR930016745U KR 930016745 U KR930016745 U KR 930016745U KR 2019910023615 U KR2019910023615 U KR 2019910023615U KR 910023615 U KR910023615 U KR 910023615U KR 930016745 U KR930016745 U KR 930016745U
- Authority
- KR
- South Korea
- Prior art keywords
- digital signal
- delay circuit
- signal delay
- circuit
- digital
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910023615U KR950000205Y1 (en) | 1991-12-23 | 1991-12-23 | Digital delay circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910023615U KR950000205Y1 (en) | 1991-12-23 | 1991-12-23 | Digital delay circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930016745U true KR930016745U (en) | 1993-07-29 |
KR950000205Y1 KR950000205Y1 (en) | 1995-01-12 |
Family
ID=19325316
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910023615U KR950000205Y1 (en) | 1991-12-23 | 1991-12-23 | Digital delay circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950000205Y1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000045127A (en) * | 1998-12-30 | 2000-07-15 | 김영환 | Data variable delay circuit |
-
1991
- 1991-12-23 KR KR2019910023615U patent/KR950000205Y1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000045127A (en) * | 1998-12-30 | 2000-07-15 | 김영환 | Data variable delay circuit |
Also Published As
Publication number | Publication date |
---|---|
KR950000205Y1 (en) | 1995-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB9028237D0 (en) | Signal delay circuit | |
DE69125433D1 (en) | Video signal processing circuit | |
DE69226734D1 (en) | Video signal processing circuit | |
DE69332125D1 (en) | Digital signal processing unit | |
KR910009748U (en) | Digital audio signal receiving circuit | |
DE69118734D1 (en) | Video signal separation circuit | |
DE69425126D1 (en) | Digital signal processing circuit | |
KR930016745U (en) | Digital signal delay circuit | |
KR930003789U (en) | Signal selection circuit | |
KR900015547A (en) | Interpolation signal forming circuit | |
KR940006590U (en) | Digital signal output circuit | |
KR940021426U (en) | Digital signal attenuation circuit | |
KR920010588A (en) | Digital signal reproduction circuit | |
KR930012471U (en) | Video signal conversion circuit | |
KR920014034U (en) | Digital delay circuit | |
DE69221943D1 (en) | Chrominance signal processing circuit | |
DE69225519D1 (en) | Chrominance signal processing circuit | |
KR930016779U (en) | Signal division circuit | |
DE69029577D1 (en) | Signal conversion circuit | |
DE69320083D1 (en) | Digital signal processor | |
KR930017038U (en) | Digital emphasis circuit | |
KR920001566U (en) | Signal delay transmission circuit | |
KR920018751U (en) | Audio signal limiting circuit | |
KR930007772U (en) | Signal selection circuit | |
KR950021780U (en) | Digital Signal Delay Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
J2X1 | Appeal (before the patent court) |
Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL |
|
B701 | Decision to grant | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20021223 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |