KR910019094U - Delay time adjustment circuit - Google Patents

Delay time adjustment circuit

Info

Publication number
KR910019094U
KR910019094U KR2019900004510U KR900004510U KR910019094U KR 910019094 U KR910019094 U KR 910019094U KR 2019900004510 U KR2019900004510 U KR 2019900004510U KR 900004510 U KR900004510 U KR 900004510U KR 910019094 U KR910019094 U KR 910019094U
Authority
KR
South Korea
Prior art keywords
delay time
adjustment circuit
time adjustment
circuit
delay
Prior art date
Application number
KR2019900004510U
Other languages
Korean (ko)
Other versions
KR930004308Y1 (en
Inventor
김종기
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019900004510U priority Critical patent/KR930004308Y1/en
Publication of KR910019094U publication Critical patent/KR910019094U/en
Application granted granted Critical
Publication of KR930004308Y1 publication Critical patent/KR930004308Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/14—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of delay lines

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
KR2019900004510U 1990-04-13 1990-04-13 Time delay control circuit KR930004308Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900004510U KR930004308Y1 (en) 1990-04-13 1990-04-13 Time delay control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900004510U KR930004308Y1 (en) 1990-04-13 1990-04-13 Time delay control circuit

Publications (2)

Publication Number Publication Date
KR910019094U true KR910019094U (en) 1991-11-29
KR930004308Y1 KR930004308Y1 (en) 1993-07-10

Family

ID=19297623

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900004510U KR930004308Y1 (en) 1990-04-13 1990-04-13 Time delay control circuit

Country Status (1)

Country Link
KR (1) KR930004308Y1 (en)

Also Published As

Publication number Publication date
KR930004308Y1 (en) 1993-07-10

Similar Documents

Publication Publication Date Title
DE69124002D1 (en) Programmable delay circuit
DE69308978D1 (en) Delay circuit
DE69024638D1 (en) Activation circuit
DE69118953D1 (en) Buffer circuit
DE69117553D1 (en) Output circuit
DE69119152D1 (en) Circuit arrangement
DE69411229D1 (en) Delay adjustment circuit
DE69328409D1 (en) Controlled delay circuit
DE69311824D1 (en) Variable delay circuit
DE69216663D1 (en) Circuit
DE69115551D1 (en) Buffer circuit
DE69119345D1 (en) Synchronization circuit
DE69222108D1 (en) Variable delay circuit
DE69130336D1 (en) Channel-selecting circuit
GB2246037B (en) Delay circuit
DE69120244D1 (en) Synchronization circuit
EP0481093A4 (en) Delay circuit
DE69128652D1 (en) Control circuit
NO930097L (en) SYNCHRONIZING PART CIRCUIT
NO178316C (en) delay circuit
DE69105073D1 (en) Power adjustment circuit.
DE69121756D1 (en) Asynchronous delay circuit
DE69129676D1 (en) Synchronization circuit
DE69323684D1 (en) Delay circuit
KR910019094U (en) Delay time adjustment circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030620

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee