KR900021305U - Digital input selection circuit - Google Patents
Digital input selection circuitInfo
- Publication number
- KR900021305U KR900021305U KR2019890006511U KR890006511U KR900021305U KR 900021305 U KR900021305 U KR 900021305U KR 2019890006511 U KR2019890006511 U KR 2019890006511U KR 890006511 U KR890006511 U KR 890006511U KR 900021305 U KR900021305 U KR 900021305U
- Authority
- KR
- South Korea
- Prior art keywords
- selection circuit
- digital input
- input selection
- digital
- circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
- G11B27/02—Editing, e.g. varying the order of information signals recorded on, or reproduced from, record carriers
- G11B27/031—Electronic editing of digitised analogue information signals, e.g. audio or video signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
- G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
- G11B27/34—Indicating arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B2220/00—Record carriers by type
- G11B2220/20—Disc-shaped record carriers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B2220/00—Record carriers by type
- G11B2220/90—Tape-like record carriers
- G11B2220/91—Helical scan format, wherein tracks are slightly tilted with respect to tape direction, e.g. VHS, DAT, DVC, AIT or exabyte
- G11B2220/913—Digital audio tape [DAT] format
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890006511U KR910009267Y1 (en) | 1989-05-19 | 1989-05-19 | Digital input selecting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890006511U KR910009267Y1 (en) | 1989-05-19 | 1989-05-19 | Digital input selecting circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR900021305U true KR900021305U (en) | 1990-12-15 |
KR910009267Y1 KR910009267Y1 (en) | 1991-11-28 |
Family
ID=19286210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019890006511U KR910009267Y1 (en) | 1989-05-19 | 1989-05-19 | Digital input selecting circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR910009267Y1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100358372B1 (en) * | 2000-10-12 | 2002-10-25 | 엘지이노텍 주식회사 | A Reference Signal Selecting Device |
-
1989
- 1989-05-19 KR KR2019890006511U patent/KR910009267Y1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100358372B1 (en) * | 2000-10-12 | 2002-10-25 | 엘지이노텍 주식회사 | A Reference Signal Selecting Device |
Also Published As
Publication number | Publication date |
---|---|
KR910009267Y1 (en) | 1991-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69123383D1 (en) | MOS input circuit | |
DE69033030D1 (en) | Exponential function circuit | |
DE68923573D1 (en) | Input circuits. | |
DE3886740D1 (en) | Digital de-emphasis circuit. | |
DE69024576T2 (en) | Mode selector circuit | |
NO178316C (en) | delay circuit | |
KR910008129U (en) | Return Emphasis Circuit | |
KR900021305U (en) | Digital input selection circuit | |
DE69231911D1 (en) | Digital multiplier circuit | |
KR910012731U (en) | Input selection circuit | |
FR2648943B1 (en) | SAMPLE-LOCKER CIRCUIT | |
DE69025116D1 (en) | Push-pull circuit | |
KR930005792U (en) | Input level selection circuit | |
KR910010121U (en) | Digital interface circuit | |
KR910006586U (en) | Digital data variable delay circuit | |
KR910001751U (en) | Clock division selection circuit | |
KR910004906U (en) | Squelch circuit | |
KR910006221U (en) | Digital input circuit with history data | |
KR910003551U (en) | Audio input signal selection circuit | |
KR910010095U (en) | Mute circuit | |
KR910013296U (en) | Over input detection circuit | |
KR910001735U (en) | Input extension output circuit with multiple output | |
KR910013281U (en) | Input signal gain selection circuit | |
KR930017038U (en) | Digital emphasis circuit | |
KR910013341U (en) | Over input protection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19970829 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |