KR910003825A - Manufacturing Method of MOS FET - Google Patents
Manufacturing Method of MOS FET Download PDFInfo
- Publication number
- KR910003825A KR910003825A KR1019900010408A KR900010408A KR910003825A KR 910003825 A KR910003825 A KR 910003825A KR 1019900010408 A KR1019900010408 A KR 1019900010408A KR 900010408 A KR900010408 A KR 900010408A KR 910003825 A KR910003825 A KR 910003825A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating film
- forming
- nitride film
- manufacturing
- mos fet
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims 2
- 150000004767 nitrides Chemical class 0.000 claims 4
- 239000000758 substrate Substances 0.000 claims 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 2
- 229920005591 polysilicon Polymers 0.000 claims 2
- 239000004065 semiconductor Substances 0.000 claims 2
- 239000011248 coating agent Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 claims 1
- 238000002955 isolation Methods 0.000 claims 1
- 230000003647 oxidation Effects 0.000 claims 1
- 238000007254 oxidation reaction Methods 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
내용 없음.No content.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 상기 실시예에 의해 제조된 MOS FET의 채널 긴쪽 방향의 단면도,2 is a sectional view of a channel longitudinal direction of the MOS FET manufactured by the above embodiment,
제3도는 상기 MOS FET의 채널 긴쪽 방향과 채널 폭 방향의 양단면을 포함하는 게이트 형성후의 사면도,3 is a perspective view after gate formation including both end surfaces of a channel longitudinal direction and a channel width direction of the MOS FET;
제4도는 상기 MOS FET의 배선전의 평면도.4 is a plan view before wiring of the MOS FET.
Claims (1)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17717489 | 1989-07-11 | ||
JP1-177174 | 1989-07-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910003825A true KR910003825A (en) | 1991-02-28 |
KR960009991B1 KR960009991B1 (en) | 1996-07-25 |
Family
ID=16026478
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019900010408A KR960009991B1 (en) | 1989-07-11 | 1990-07-10 | Field effect transistor manufacturing process |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH03129742A (en) |
KR (1) | KR960009991B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100660337B1 (en) * | 2005-12-28 | 2006-12-22 | 동부일렉트로닉스 주식회사 | Method for forming transistor of semiconductor device |
-
1990
- 1990-07-04 JP JP2176999A patent/JPH03129742A/en active Pending
- 1990-07-10 KR KR1019900010408A patent/KR960009991B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR960009991B1 (en) | 1996-07-25 |
JPH03129742A (en) | 1991-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930017188A (en) | Field effect transistor and its manufacturing method | |
KR960024604A (en) | Dual channel thin film transistor and its manufacturing method | |
KR890003038A (en) | Semiconductor manufacturing process with pedestal structure | |
KR900019171A (en) | Method of manufacturing a semiconductor device by covering the conductive layer with a nitride layer | |
KR920010963A (en) | SOI type vertical channel FET and manufacturing method thereof | |
ATE35067T1 (en) | SMALL AREA THIN FILM TRANSISTOR. | |
KR960005896A (en) | Method of manufacturing thin film transistor | |
KR910017655A (en) | Semiconductor device | |
KR900017095A (en) | Silicide Formation Method of Semiconductor Device | |
KR910010731A (en) | Semiconductor device and manufacturing method | |
EP0364818A3 (en) | Method for making a polysilicon transistor | |
KR910003825A (en) | Manufacturing Method of MOS FET | |
KR930003429A (en) | CMOS manufacturing method | |
KR840005929A (en) | MOS transistor integrated circuit | |
KR960019769A (en) | Thin film transistor and its manufacturing method | |
JPS6457671A (en) | Semiconductor device and manufacture thereof | |
KR950004612A (en) | MOS transistor manufacturing method with low concentration drain (LDD) region | |
KR920020674A (en) | Semiconductor device and manufacturing method thereof | |
KR920013677A (en) | Thin film transistor and its manufacturing method | |
KR910020934A (en) | TITA Morse FET Manufacturing Method and Structure | |
KR870003581A (en) | Low resistance contact semiconductor device and its manufacturing method | |
JPS6433971A (en) | Thin film transistor | |
JPS57210672A (en) | Semiconductor device | |
KR920010839A (en) | Self-aligned contact formation method | |
KR920007167A (en) | SRAM with high load resistor and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |