KR910003398A - Digital Radar Retime Memory Switching Circuit - Google Patents

Digital Radar Retime Memory Switching Circuit Download PDF

Info

Publication number
KR910003398A
KR910003398A KR1019890010885A KR890010885A KR910003398A KR 910003398 A KR910003398 A KR 910003398A KR 1019890010885 A KR1019890010885 A KR 1019890010885A KR 890010885 A KR890010885 A KR 890010885A KR 910003398 A KR910003398 A KR 910003398A
Authority
KR
South Korea
Prior art keywords
retime
memories
switching circuit
digital radar
memory switching
Prior art date
Application number
KR1019890010885A
Other languages
Korean (ko)
Other versions
KR0127133B1 (en
Inventor
배기철
Original Assignee
안치한
금성정밀 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 안치한, 금성정밀 주식회사 filed Critical 안치한
Priority to KR1019890010885A priority Critical patent/KR0127133B1/en
Publication of KR910003398A publication Critical patent/KR910003398A/en
Application granted granted Critical
Publication of KR0127133B1 publication Critical patent/KR0127133B1/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

내용 없음.No content.

Description

디지탈 레이다의 리타임 메모리 전환 회로Digital Radar Retime Memory Switching Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 제1도의 타이밍 챠트,2 is a timing chart of FIG.

제3도는 본 발명의 디지탈 레이다 구성도,3 is a digital radar configuration diagram of the present invention,

제4도는 제3도의 타이밍 챠트.4 is a timing chart of FIG.

Claims (1)

비디오 디지타이저(1)와 트리거 회로(6)와 비디오 프로세서(3) 및 비디오 메모리(4)를 구성한 디지탈 레이다에 있어서; 상기 트리거 회로(6)의 출력에서 분주 회로(17)를 거쳐 리 타임 메모리(2a)(2b)에 판독이나 기록을 콘트롤 절환하도록 연결하고, 판독, 기록 카운터(16)(15)의 출력은 멀티 플렉서(7b)(7c)를 거쳐 리 타임 메모리(2a)(2b)에 저장된 내용을 동시에 저장토록하며, 상기 메모리(2a)(2b)의 판독 상태인 데이타는 멀티 플렉서(7a)를 거쳐 상기 비디오 프로세서(3)에 인가되도록 연결 구성한 것을 특징으로 하는 디지탈 레이다의 리타임 메모리 절환 회로.A digital radar comprising a video digitizer 1, a trigger circuit 6, a video processor 3, and a video memory 4; The output of the trigger circuit 6 is connected to the retime memories 2a and 2b for control switching from the output of the trigger circuit 6 to the retime memories 2a and 2b, and the outputs of the read and write counters 16 and 15 are multiplied. The contents stored in the retime memories 2a and 2b are simultaneously stored through the flexors 7b and 7c, and the data in the read state of the memories 2a and 2b is passed through the multiplexer 7a. And a connection circuit configured to be applied to the video processor (3). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890010885A 1989-07-31 1989-07-31 Retimed memory switching circuit for digital radar KR0127133B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890010885A KR0127133B1 (en) 1989-07-31 1989-07-31 Retimed memory switching circuit for digital radar

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890010885A KR0127133B1 (en) 1989-07-31 1989-07-31 Retimed memory switching circuit for digital radar

Publications (2)

Publication Number Publication Date
KR910003398A true KR910003398A (en) 1991-02-27
KR0127133B1 KR0127133B1 (en) 1998-10-01

Family

ID=19288589

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890010885A KR0127133B1 (en) 1989-07-31 1989-07-31 Retimed memory switching circuit for digital radar

Country Status (1)

Country Link
KR (1) KR0127133B1 (en)

Also Published As

Publication number Publication date
KR0127133B1 (en) 1998-10-01

Similar Documents

Publication Publication Date Title
KR880008228A (en) Display
KR850003610A (en) Semiconductor memory device
KR910001777A (en) Speed memory line memory
KR910001771A (en) Semiconductor memory device
KR920002393A (en) Automotive Input Interface
KR910015999A (en) Semiconductor memory device
KR920004946A (en) VGA input / output port access circuit
KR910010308A (en) Error Correction Circuit of EEPROM
KR860004349A (en) Process I / O Device of Sequence Controller
KR900017291A (en) Delay circuit
KR900002636A (en) Video signal processing circuit
KR910003398A (en) Digital Radar Retime Memory Switching Circuit
KR900018791A (en) Minimum Reset Time Hold Circuit
KR880011656A (en) Resistor circuit
KR0184464B1 (en) Decoding circuit of sync.semiconductor memory device
KR900002311A (en) Cache memory and access control device employing the cache memory
KR970076252A (en) Microcomputer
RU2000602C1 (en) Data input device
KR900013514A (en) Program memory buffer for the processor
KR900018812A (en) Micro Channel Bus Error Tracking Circuit of Computer System with Micro Channel Bus Architecture
KR920000069A (en) Memory IC with Parallel and Serial Output Conversion
KR900006978A (en) Dynamic Memory
KR930001217A (en) Semiconductor memory
KR950023121A (en) Matching circuit for controlling external devices of the electronic exchange subprocessor
KR930020843A (en) Clock signal selection circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010307

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee