KR900005266A - 16-bit ROM Emulation - Google Patents

16-bit ROM Emulation Download PDF

Info

Publication number
KR900005266A
KR900005266A KR1019880012694A KR880012694A KR900005266A KR 900005266 A KR900005266 A KR 900005266A KR 1019880012694 A KR1019880012694 A KR 1019880012694A KR 880012694 A KR880012694 A KR 880012694A KR 900005266 A KR900005266 A KR 900005266A
Authority
KR
South Korea
Prior art keywords
buffer
bit rom
output
decoder
rom emulation
Prior art date
Application number
KR1019880012694A
Other languages
Korean (ko)
Other versions
KR940006815B1 (en
Inventor
정택윤
Original Assignee
최근선
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 최근선, 주식회사 금성사 filed Critical 최근선
Priority to KR1019880012694A priority Critical patent/KR940006815B1/en
Publication of KR900005266A publication Critical patent/KR900005266A/en
Application granted granted Critical
Publication of KR940006815B1 publication Critical patent/KR940006815B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Debugging And Monitoring (AREA)

Abstract

내용 없음.No content.

Description

16비트 롬 에뮬레이터16-bit ROM Emulator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 에뮬레이터의 블럭도.1 is a block diagram of an emulator according to the present invention.

제2도(a)(b)는 본 발명에 따른 에뮬레이터의 상세 회로도.2 (a) and 2 (b) are detailed circuit diagrams of an emulator according to the present invention.

Claims (1)

I/O 슬롯트(1)에서 버퍼 게이트(3-4)와 메모리 디코더(8)와 I/O 디코더(9)를 데이타 별로 인가하고I/O 디코더(9)의신호와신호를 버퍼 게이트(3-7)에 인가하여 버퍼 게이트(4)의 출력이 SRAM(2,2')와 버퍼 게이트(6)에 인가되고, 메모리 디코더의 출력이 SRAM(2,2')와 버퍼 게이트(7)에 인가되고 SRAM(2')의 출력이 버퍼 게이트(5)에 인가되어 버퍼 게이트(5,6,7)의 출력이 소켓트(10)에 인가되도록 구성된 것을 특징으로 하는 16비트 롬 에뮬레이터.In the I / O slot 1, the buffer gates 3-4, the memory decoder 8, and the I / O decoder 9 are applied for each data, and the I / O decoder 9 Signal and A signal is applied to the buffer gates 3-7 so that the output of the buffer gate 4 is applied to the SRAMs (2, 2 ') and the buffer gate 6, and the output of the memory decoder is connected to the SRAM (2, 2'). 16, characterized in that it is applied to the buffer gate 7 and the output of the SRAM 2 'is applied to the buffer gate 5 so that the output of the buffer gates 5, 6, 7 is applied to the socket 10 Bit rom emulator. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880012694A 1988-09-30 1988-09-30 16-bit rom emulator KR940006815B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880012694A KR940006815B1 (en) 1988-09-30 1988-09-30 16-bit rom emulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880012694A KR940006815B1 (en) 1988-09-30 1988-09-30 16-bit rom emulator

Publications (2)

Publication Number Publication Date
KR900005266A true KR900005266A (en) 1990-04-13
KR940006815B1 KR940006815B1 (en) 1994-07-28

Family

ID=19278123

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880012694A KR940006815B1 (en) 1988-09-30 1988-09-30 16-bit rom emulator

Country Status (1)

Country Link
KR (1) KR940006815B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100371267B1 (en) * 2000-10-12 2003-02-07 주식회사 인투텍 Rom emulator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100371267B1 (en) * 2000-10-12 2003-02-07 주식회사 인투텍 Rom emulator

Also Published As

Publication number Publication date
KR940006815B1 (en) 1994-07-28

Similar Documents

Publication Publication Date Title
KR900013516A (en) Associative Memory Using Wired Network
KR900002317A (en) Power chip and signal line busing method of memory chip
KR870007461A (en) How the Data Processing System Works
KR900005266A (en) 16-bit ROM Emulation
KR920003162A (en) Multiport Cache Memory
KR890010728A (en) Data transmission circuit
KR870007511A (en) Data reading circuit
KR880004484A (en) Memory cell circuit
KR880014472A (en) One Chip Microcomputer
KR920010616A (en) Chip Enable Detection Circuit
KR900005294A (en) SRAM's Address Tracking Light Enable Buffer
KR890008824A (en) Monolithic Electronic Components
KR890010690A (en) Multiplier Circuit Using Full Adder
KR920003650A (en) Timing circuit of Z80 series CPU and modem chip interface
KR900002680A (en) DMA timing control circuit
KR880008644A (en) Page and Line Switching Circuit of Terminal
KR920010447A (en) Data loss prevention circuit between CPUs using dual port RAM
KR900017326A (en) Synchronous / Asynchronous Communication Device Simulator
KR880008157A (en) Memory recording logic unit for computer
KR900002162A (en) Bidirectional I / O Buffer Circuit
KR920015213A (en) Parallel data output circuit
KR910005293A (en) Integrated device with bidirectional input / output structure
KR920015200A (en) Memory modules
KR920005154A (en) Ram lead / light circuit
KR890008672A (en) Error detection prevention of EP ROM data

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010314

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee