KR880008644A - Page and Line Switching Circuit of Terminal - Google Patents

Page and Line Switching Circuit of Terminal Download PDF

Info

Publication number
KR880008644A
KR880008644A KR860010257A KR860010257A KR880008644A KR 880008644 A KR880008644 A KR 880008644A KR 860010257 A KR860010257 A KR 860010257A KR 860010257 A KR860010257 A KR 860010257A KR 880008644 A KR880008644 A KR 880008644A
Authority
KR
South Korea
Prior art keywords
terminal
page
switching circuit
flop
flip
Prior art date
Application number
KR860010257A
Other languages
Korean (ko)
Other versions
KR900004328B1 (en
Inventor
이상섭
Original Assignee
한형수
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 한형수, 삼성전자 주식회사 filed Critical 한형수
Priority to KR1019860010257A priority Critical patent/KR900004328B1/en
Publication of KR880008644A publication Critical patent/KR880008644A/en
Application granted granted Critical
Publication of KR900004328B1 publication Critical patent/KR900004328B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/033—Pointing devices displaced or positioned by the user, e.g. mice, trackballs, pens or joysticks; Accessories therefor
    • G06F3/037—Pointing devices displaced or positioned by the user, e.g. mice, trackballs, pens or joysticks; Accessories therefor using the raster scan of a cathode-ray tube [CRT] for detecting the position of the member, e.g. light pens cooperating with CRT monitors

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Facsimiles In General (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

내용 없음.No content.

Description

터미널의 페이지 및 라인 절환회로Page and Line Switching Circuit of Terminal

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 회로도,1 is a circuit diagram of the present invention,

제2도는 본 발명에서 페이지 절환시 각부 출력 상태도,2 is a diagram showing the output state of each part in the page switching in the present invention,

제3도는 본 발명에서 라인절환시 각부 출력 상태도.3 is a diagram showing the output state of each part in the line switching in the present invention.

Claims (1)

플립플롭(FF3)의 단자(CLR)에는 수직동기신호(VS) 및 라인／페이지 제어신호(L／)가 출력되는 오아게이트(OR2)와 연결되게 구성하고 플립플롭(FF2)의 단자(CLR)에는 노아게이트(NO1) 낸드게이트(N1), 오아게이트(OR1), 인버터(I1)를 통하여 연결되게 구성한후 데이타 인에이블 신호(DE)가 인가되는 플립플롭(FF1)의 출력단자()(Q)가 플립플롭(FF2)(FF3)의 단자(D)와 연결되게 구성시켜된 터미널의 페이지 및 라인 절환회로.The terminal CLR of the flip-flop FF 3 has a vertical synchronization signal VS and a line / page control signal L /. ) Is configured to be connected to the output oragate (OR 2 ), and the terminal CLR of the flip-flop (FF 2 ) is a noa gate (NO 1 ) NAND gate (N 1 ), an oragate (OR 1 ), and an inverter (I). 1 ) and the output terminal of the flip-flop (FF 1 ) to which the data enable signal DE is applied after being configured to be connected through A page and line switching circuit of a terminal configured such that Q is connected to a terminal D of a flip-flop FF 2 and FF 3 . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019860010257A 1986-12-02 1986-12-02 Page and line of terminal changing circuit KR900004328B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860010257A KR900004328B1 (en) 1986-12-02 1986-12-02 Page and line of terminal changing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860010257A KR900004328B1 (en) 1986-12-02 1986-12-02 Page and line of terminal changing circuit

Publications (2)

Publication Number Publication Date
KR880008644A true KR880008644A (en) 1988-08-31
KR900004328B1 KR900004328B1 (en) 1990-06-22

Family

ID=19253767

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860010257A KR900004328B1 (en) 1986-12-02 1986-12-02 Page and line of terminal changing circuit

Country Status (1)

Country Link
KR (1) KR900004328B1 (en)

Also Published As

Publication number Publication date
KR900004328B1 (en) 1990-06-22

Similar Documents

Publication Publication Date Title
KR860002870A (en) Integrated circuit devices
KR850008017A (en) CMOS input / output circuit
KR910007262A (en) Flip-flop circuit
KR880001154A (en) Remote control system
KR920001850A (en) Flip-flop with scan path
KR830009695A (en) Arbitration Circuit
KR850001566A (en) Micro computer
KR880001131A (en) Output buffer circuit
KR880004633A (en) Current miller circuit
KR890010728A (en) Data transmission circuit
KR880008644A (en) Page and Line Switching Circuit of Terminal
KR850006802A (en) Data transmission device
KR880002319A (en) Gain control amplifier
KR880000961A (en) Video memory
KR840003165A (en) Control circuit for gate diode switch
KR840001725A (en) Digital Serial Interface with Decode Logic
KR880000847A (en) Sync signal polarity stabilization circuit
KR920003650A (en) Timing circuit of Z80 series CPU and modem chip interface
KR910005293A (en) Integrated device with bidirectional input / output structure
KR890007502A (en) Test Logic Circuit Using Counter
KR880000964A (en) Seamos data input buffer
KR880002085A (en) Data processing method using ROM pack of terminal
KR910010875A (en) Logic circuit
KR870011529A (en) Cursor Control Circuit for Hangul Size Expansion
KR860000657A (en) Auto greeting

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980529

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee