KR890017947A - Mosaic Screen Generation Circuit and Method of TV or Video Tape Recorder - Google Patents

Mosaic Screen Generation Circuit and Method of TV or Video Tape Recorder Download PDF

Info

Publication number
KR890017947A
KR890017947A KR1019880005796A KR880005796A KR890017947A KR 890017947 A KR890017947 A KR 890017947A KR 1019880005796 A KR1019880005796 A KR 1019880005796A KR 880005796 A KR880005796 A KR 880005796A KR 890017947 A KR890017947 A KR 890017947A
Authority
KR
South Korea
Prior art keywords
data
signal
converter
output
digital
Prior art date
Application number
KR1019880005796A
Other languages
Korean (ko)
Other versions
KR910005328B1 (en
Inventor
김용석
Original Assignee
안시환
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 안시환, 삼성전자 주식회사 filed Critical 안시환
Priority to KR1019880005796A priority Critical patent/KR910005328B1/en
Publication of KR890017947A publication Critical patent/KR890017947A/en
Application granted granted Critical
Publication of KR910005328B1 publication Critical patent/KR910005328B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14Digital output to display device ; Cooperation and interconnection of the display device with other functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Processing Of Color Television Signals (AREA)
  • Color Television Systems (AREA)

Abstract

내용 없음No content

Description

텔레비젼이나 비디오테이프레코오더의 모자이크 화면 발생 회로 및 방법Mosaic Screen Generation Circuit and Method of TV or Video Tape Recorder

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 본 발명의 회로도.1 is a circuit diagram of the present invention.

Claims (2)

색차분리부, 분주회로부, 동기분리부, 칼러합성부와, 시청자의 선택에 의해 선택된 기능에 대한 기능선택신호를 발생하는 키보드(10)와, 상기 키보드(10)의 기능선택신호에 입력하여 시스템 전체를 제어하기 위한 마이콤(20)과, 아날로그 색차신호를 제 1 소정비트(n)의 디지탈 신호로 변환하는 A-D변환기(30)를 구비한 텔리비젼이나 비디오테이프레코오더에 있어서 스위칭 제어신호발생부로부터 인가되는 스위칭제어신호에 의해 스위칭작동을 하여 색차분리회로의 색차신호인 Y, R-Y, B-Y신호를 순차적으로 상기 A-D변환기(30)로 전송하는 아날로그스위치(SW1)와, 상기 A-D변환기(30)의 출력을 제 2 소정비트(L)의 디지탈데이터로 변환하여 제 4 소정주기로 출력하는 제 1 데이터변환부(40)와, 상기 제 1 데이터변환부(40)의 출력을 제 1 포트로 입력하여 저장하며 제 7 소정단위의 데이터량을 반복독출하여 제 2 소정비트단위로 상기 독출된 데이터를 제 2 포트를 통해 출력하는 듀얼포트메모리(50)와, 상기 듀얼포트메모리(50)의 제 2 포트의 출력을 입력하여 제 1 소정 비트(n)의 디지탈데이터로 변환한 다음 제 5 소정주기로 출력하거나 제 6 소정주기로 제1-3출력포트로 순차적으로 출력하는 제 2 데이터변환부(41)와, 상기 마이콤(20)으로부터 인가되는 모자이크제어신호를 디코딩 해독함으로 동기분리부로부터 인가되는 수평 및 수직동기신호에 따라 클럭분주부로부터 인가되는 제 8 소정주파수(afsc)의 제 1 클럭 및 제 9 소정 주파수(bfsc)의 제 2 클럭을 분주하여 상기 제1 및 제 2 디지탈변환부(40,41)의 출력주기를 제어하기 위한 제1 및 제 2 래치신호와 상기 듀얼포트메모리(50)의 제 7 소정단위 데이터량의 독출주기를 제어하기 위한 전송제어신호와 리드(Read)/라이트바(Write)신호 및 리드 클럭과 어드레스 및 어드레스제어신호를 발생하는 콘트롤디코더부(60)와, 상기 콘트롤 디코더부(60)의및 리드클럭과 어드레스 및 어드레스 제어신호를 입력하여 어드레스 제어신호에 의해 제 7 소정 데이터량을 반복독출할 수 있고 데이터를 순차적으로 저장할 수 있도록 듀얼포트메모리(50)에 어드레스를 인가하고 데이터의 저장과 출력을 동시 제어하기 위해 리드클럭과를 동시에 듀얼포트메모리에 인가하는 어드레스 제어부(70)과, 상기 제 2 데이터변환부(41)의 제 1 출력포트의 디지탈 Y신호출력을 아날로그 Y신호로 변환하여 칼러 합성부로 출력하는 제 1D-A변환기(80)와, 상기 제 2 디지탈변환부(41)의 제 2 출력포트의 디지탈 R-Y신호출력을 아날로그 R-Y신호로 변환하여 칼러 합성부로 출력하는 제2D-A변환기(81)와, 상기 제 2 디지탈변환부(41)의 제 3 출력포트의 디지탈 B-Y신호출력을 아날로그 B-Y신호로 변환하여 칼러합성부로 출력하는 제3D-A변환기(82)로 구성됨을 특징으로 하는 회로.A color difference separator, a frequency divider circuit, a synchronization separator, a color synthesizer, a keyboard 10 for generating a function selection signal for a function selected by the viewer, and a function selection signal for the keyboard 10 A television or video tape recorder having a microcomputer 20 for controlling the whole and an AD converter 30 for converting an analog chrominance signal into a digital signal of a first predetermined bit n from a switching control signal generator. Analog switch SW1 for sequentially transmitting the Y, RY, BY signals, which are color difference signals of the color difference separation circuit, to the AD converter 30 by the switching control signal applied, and the AD converter 30. The first data converter 40 converts the output into digital data of the second predetermined bit L and outputs the data at the fourth predetermined period, and the output of the first data converter 40 is input to the first port and stored. And the seventh prescribed Inputting the output of the second port of the dual port memory 50 and the dual port memory 50 for repeatedly reading out the above data amount and outputting the read data through the second port in a second predetermined bit unit A second data converter 41 for converting the first predetermined bit n into digital data and then outputting the data at a fifth predetermined cycle or sequentially outputting the first and third output ports at the sixth predetermined cycle, and the microcomputer 20. Decodes and decodes the mosaic control signal applied from the first clock and the ninth predetermined frequency (bfsc) of the eighth predetermined frequency (afsc) applied from the clock divider according to the horizontal and vertical synchronization signals applied from the synchronization separator. Reading the first and second latch signals and the seventh predetermined unit data amount of the dual port memory 50 to control the output period of the first and second digital converters 40 and 41 by dividing two clocks. To control the cycle The transmission control signal and a read (Read) / light bar (Write) signal, and controls for generating the read clock and the address and the address control signal decoder 60, the decoder control section 60 And inputting a read clock and an address and an address control signal to repeatedly read the seventh predetermined amount of data by the address control signal, and apply an address to the dual port memory 50 so that the data can be stored sequentially. With lead clock to control output simultaneously 1D-A for converting the digital Y signal output of the first output port of the second data converter 41 and the analog Y signal to the color combining unit A converter 80, a second D-A converter 81 for converting the digital RY signal output of the second output port of the second digital converter 41 into an analog RY signal and outputting the analog RY signal to the color combining unit; And a 3D-A converter (82) for converting the digital BY signal output of the third output port of the digital converter (41) into an analog BY signal and outputting it to the color synthesizer. 텔리비젼이나 비디오테이프레코오더에 있어서, 아날로그 색차신호인 Y, R-Y, B-Y 신호를 R-Y, Y, Y, B-Y, Y, Y의 순으로 제 1 소정비트(n)의 디지탈신호로 변환한 다음 제 2 소정비트(L)의 변환하여 메모리에 저장하는 데이터 저장과정과, 상기 데이터저장과정 수행도중 1수평주사기간단위로 임의 수개중 1수평주사기간에 해당하는 제 7 소정 단위의 디지탈 신호를 상기 임의의 메모리로부터 반복 독출하는 데이터독출과정과, 상기 데이터독출과정에 의해 독출된 데이터를 제 1 소정 비트의 데이터로 변환하여 임의수개중의 돗트데이터 중 1 돗트 데이터에 해당하는 디지탈데이터를 임의 수개의 돗트들에 해당하는 기간 즉 제 6 소정주기로 아날로그 색차신호인 Y, R-Y, B-Y로 변환 출력하는 데이터출력과정으로 이루어짐을 특징으로 하는 모자이크화면 발생방법.In a television or video tape recorder, a Y, RY, BY signal, which is an analog color difference signal, is converted into a digital signal of a first predetermined bit (n) in the order of RY, Y, Y, BY, Y, Y, and then the second A data storage process of converting a predetermined bit L and storing the same in a memory; and performing a seventh predetermined unit digital signal corresponding to one horizontal scanning period of a random number in units of one horizontal scanning period during the data storage process. A plurality of dots for digital data corresponding to one dot data of random data by converting the data read-out process repeatedly read from the data and the data read by the data reading process into a first predetermined bit of data. And a data output process of converting and outputting the analog color difference signals Y, RY, and BY at the sixth predetermined period. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880005796A 1988-05-18 1988-05-18 Mosaic image generation for tv or vcr KR910005328B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880005796A KR910005328B1 (en) 1988-05-18 1988-05-18 Mosaic image generation for tv or vcr

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880005796A KR910005328B1 (en) 1988-05-18 1988-05-18 Mosaic image generation for tv or vcr

Publications (2)

Publication Number Publication Date
KR890017947A true KR890017947A (en) 1989-12-18
KR910005328B1 KR910005328B1 (en) 1991-07-25

Family

ID=19274471

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880005796A KR910005328B1 (en) 1988-05-18 1988-05-18 Mosaic image generation for tv or vcr

Country Status (1)

Country Link
KR (1) KR910005328B1 (en)

Also Published As

Publication number Publication date
KR910005328B1 (en) 1991-07-25

Similar Documents

Publication Publication Date Title
US5161012A (en) Multi-screen generation circuit
US5040067A (en) Method and device for processing multiple video signals
EP0166966B1 (en) Video display controller
US5016106A (en) Image signal processing circuit for producing multiple pictures on a common display screen
US5402181A (en) Method and apparatus utilizing look-up tables for color graphics in the digital composite video domain
EP0088583A1 (en) Image processing apparatus
KR890016839A (en) Multiple Screen Rotational Movement Interval Control Circuit and Control Method in Picture-in-Picture
KR920022153A (en) High Speed Video Color Printer
US5177598A (en) Multipage display apparatus of teletext receiving system
US4568964A (en) Color television picture display device having a flicker reduction circuit
KR890017947A (en) Mosaic Screen Generation Circuit and Method of TV or Video Tape Recorder
US5053863A (en) Circuit for processing digital video signals
KR900002635A (en) Multi Screen Generation Circuit
KR890017954A (en) Subscreen Enlargement and Reduction Circuitry and Method for Television or Video Tape Recorders
KR890017946A (en) Television and Video Tape Recorder Screen Art Circuits and Methods
KR910007543B1 (en) Input data changing circuit
JP2572420B2 (en) Video signal processing circuit
JPS63281587A (en) Picture expansion circuit and television receiver equipped with the circuit
JPS6432578A (en) Strobo video image generator
KR890004766Y1 (en) Still picture control circuit
KR970057687A (en) Memory device of PDP TV
JP3621746B2 (en) Digital image data writing device and reading device, writing method and reading method
JPH0686323A (en) Data reader of video memory
KR900019493A (en) Color image display device of color LED
JPH06233191A (en) Title generating device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee