KR890009116A - Data communication system - Google Patents

Data communication system Download PDF

Info

Publication number
KR890009116A
KR890009116A KR1019880015276A KR880015276A KR890009116A KR 890009116 A KR890009116 A KR 890009116A KR 1019880015276 A KR1019880015276 A KR 1019880015276A KR 880015276 A KR880015276 A KR 880015276A KR 890009116 A KR890009116 A KR 890009116A
Authority
KR
South Korea
Prior art keywords
data communication
communication system
interrupt
interrupt signal
data
Prior art date
Application number
KR1019880015276A
Other languages
Korean (ko)
Other versions
KR930001238B1 (en
Inventor
하세가와 유타까
야마자끼 시우이찌
Original Assignee
켄지 히루마
가부시기 가이샤 리코
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 켄지 히루마, 가부시기 가이샤 리코 filed Critical 켄지 히루마
Publication of KR890009116A publication Critical patent/KR890009116A/en
Application granted granted Critical
Publication of KR930001238B1 publication Critical patent/KR930001238B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03G—ELECTROGRAPHY; ELECTROPHOTOGRAPHY; MAGNETOGRAPHY
    • G03G15/00—Apparatus for electrographic processes using a charge pattern

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Control Or Security For Electrophotography (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Facsimiles In General (AREA)

Abstract

내용 없음No content

Description

데이타통신 시스템Data communication system

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제4도는 본 발명을 실시하는 복사기를 예시적으로 나타내느 개략도.4 is a schematic diagram showing an example of a copying machine embodying the present invention.

제5도는 제4도 복사기의 전기회로 구성을 나타내는 블럭도.5 is a block diagram showing the electrical circuit configuration of the copier of FIG.

Claims (4)

직렬 데이타통신수단(serial data communicationmeans)과 인터럽트 데이타 통신수단(interrupt data communication means)의 2가지 통신수단을 갖고, 복수의 중앙처리장치(CPUs, central processing unit)간의 데이타통신을 행하는 데이타통신시스템에 있어서, 긴급을 요하는 데이타는 인터럽트데이타 통신시스템의 인터럽트 신호를 이용하여 교환되며, 통상의 데이타는 직렬데이타 통신시스템으로서 교환되며, 인터럽트 신호를 받아들이지의 여부는 직렬데이타 통신시스템으로서 교환되는 통상의 데이타에 따라 결정됨을 특징으로 하는 데이타 통신시스템.In a data communication system having two communication means, serial data communication means and interrupt data communication means, and performing data communication between a plurality of central processing units (CPUs). For example, urgent data is exchanged using the interrupt signal of the interrupt data communication system. Normal data is exchanged as the serial data communication system. Data communication system, characterized in that determined according to. 제1항에 있어서, 상기 CPUs는 복사기내에 설해진 마스터 CPU(master CPU)및 광학계제어 CPU(optecs control CPU)를 포함함을 특징으로 하는 데이타 통신시스템.The data communication system according to claim 1, wherein the CPUs include a master CPU and an optecs control CPU installed in the copier. 제1항에 있어서, 상기 긴급을 요하는 데이타는 타이밍신호(timing signal)를 포함함을 특징으로 하는 데이타 통신시스템.The data communication system according to claim 1, wherein said urgent data includes a timing signal. 제1항에 있어서, 인터럽트신호를 받아들이기 위한 조건은 인터럽트 신호를 유효화(validates)하는 인터럽트 마스킹(interrupty masking)이며, 반면 인터럽트신호를 받아들일수 없는 조건을 인터럽프신호를 무효화하는 마스크해제(mask cancelling)임을 특징으로 하는 데이타 통신시스템.The method of claim 1, wherein the condition for accepting the interrupt signal is interrupt masking for validating the interrupt signal, while the mask for invalidating the interrupt signal for a condition in which the interrupt signal cannot be accepted. data communication system, characterized in that the (cancelling). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880015276A 1987-11-18 1988-11-18 Data communication system KR930001238B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62-289383 1987-11-18
JP62289383A JP2656509B2 (en) 1987-11-18 1987-11-18 Image forming device

Publications (2)

Publication Number Publication Date
KR890009116A true KR890009116A (en) 1989-07-15
KR930001238B1 KR930001238B1 (en) 1993-02-22

Family

ID=17742507

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880015276A KR930001238B1 (en) 1987-11-18 1988-11-18 Data communication system

Country Status (2)

Country Link
JP (1) JP2656509B2 (en)
KR (1) KR930001238B1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH022580A (en) * 1988-06-13 1990-01-08 Fuji Xerox Co Ltd Communication system for recorder
JP2993814B2 (en) * 1993-03-24 1999-12-27 富士通テン株式会社 Communication method between CPUs
KR100798583B1 (en) * 2001-12-07 2008-01-28 엘지전자 주식회사 Apparatus and method of serial communication interface
JP4488924B2 (en) * 2005-02-18 2010-06-23 シャープ株式会社 Printing device

Also Published As

Publication number Publication date
KR930001238B1 (en) 1993-02-22
JP2656509B2 (en) 1997-09-24
JPH01133068A (en) 1989-05-25

Similar Documents

Publication Publication Date Title
DE3682039D1 (en) ERROR-TOLERANT DATA PROCESSING SYSTEM AND METHOD THEREFOR.
KR840000839A (en) Transaction processing method
KR850000159A (en) Data transmission system
KR900005311A (en) Interrupt Control Device
JPS55123736A (en) Interrupt control system
KR890009116A (en) Data communication system
ATE239255T1 (en) PROCESSOR OR CENTRAL UNIT WITH INTERNAL REGISTER FOR PERIPHERAL STATUS
JPS5436941A (en) Control system of copier by plural micro-processors
JPS5622160A (en) Data processing system having additional processor
KR910006855A (en) Interrupt control circuit
JPS54107647A (en) Data processor
KR840005224A (en) Data communication terminal device
KR920007657A (en) Control device of organic device
JPS5534780A (en) Priority decision device
KR910010936A (en) Data communication between multiple processors
JPS52137233A (en) Computer duplex system
JPS56101227A (en) Computer system
JPS57143643A (en) Data processing device
JPS5643850A (en) Intermultiplexer communication control system
JPS5343449A (en) Interruption system for electronic computer
KR910015932A (en) Communication Management Logic of Multiprocessor System
KR920010404A (en) 8-Bit 16-Bit Conversion Bus Interface Logic in PC Systems
KR830003767A (en) Multi-processor control method
KR920004989A (en) Communication Interrupt Vectorization Logic
JPS56121156A (en) Hang detection system of data processing equipment

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070208

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee