KR890004454B1 - 논리회로 - Google Patents

논리회로 Download PDF

Info

Publication number
KR890004454B1
KR890004454B1 KR1019850001065A KR850001065A KR890004454B1 KR 890004454 B1 KR890004454 B1 KR 890004454B1 KR 1019850001065 A KR1019850001065 A KR 1019850001065A KR 850001065 A KR850001065 A KR 850001065A KR 890004454 B1 KR890004454 B1 KR 890004454B1
Authority
KR
South Korea
Prior art keywords
gate
transistor
voltage
driver
bit line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019850001065A
Other languages
English (en)
Korean (ko)
Other versions
KR850006789A (ko
Inventor
가쯔히꼬 수야마
Original Assignee
후지쓰가부시끼가이샤
야마모도 다꾸마
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰가부시끼가이샤, 야마모도 다꾸마 filed Critical 후지쓰가부시끼가이샤
Publication of KR850006789A publication Critical patent/KR850006789A/ko
Application granted granted Critical
Publication of KR890004454B1 publication Critical patent/KR890004454B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356017—Bistable circuits using additional transistors in the input circuit
    • H03K3/356052—Bistable circuits using additional transistors in the input circuit using pass gates
    • H03K3/35606—Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Junction Field-Effect Transistors (AREA)
KR1019850001065A 1984-02-29 1985-02-21 논리회로 Expired KR890004454B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP59-037460 1984-02-29
JP59037460A JPS60182759A (ja) 1984-02-29 1984-02-29 論理回路

Publications (2)

Publication Number Publication Date
KR850006789A KR850006789A (ko) 1985-10-16
KR890004454B1 true KR890004454B1 (ko) 1989-11-04

Family

ID=12498133

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850001065A Expired KR890004454B1 (ko) 1984-02-29 1985-02-21 논리회로

Country Status (6)

Country Link
US (1) US4656611A (enExample)
EP (1) EP0153860B1 (enExample)
JP (1) JPS60182759A (enExample)
KR (1) KR890004454B1 (enExample)
CA (1) CA1246694A (enExample)
DE (1) DE3580496D1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3569859D1 (en) * 1985-12-24 1989-06-01 Fujitsu Ltd Logic circuit
US6127857A (en) * 1997-07-02 2000-10-03 Canon Kabushiki Kaisha Output buffer or voltage hold for analog of multilevel processing

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5080734A (enExample) * 1973-11-14 1975-07-01
DE2657561B1 (de) * 1976-12-18 1978-04-13 Ibm Deutschland Nachlade-Referenzschaltungsanordnung fuer einen Halbleiterspeicher
US4355377A (en) * 1980-06-30 1982-10-19 Inmos Corporation Asynchronously equillibrated and pre-charged static ram

Also Published As

Publication number Publication date
EP0153860A3 (en) 1987-09-30
KR850006789A (ko) 1985-10-16
DE3580496D1 (de) 1990-12-20
CA1246694A (en) 1988-12-13
EP0153860B1 (en) 1990-11-14
US4656611A (en) 1987-04-07
EP0153860A2 (en) 1985-09-04
JPS60182759A (ja) 1985-09-18
JPH0428179B2 (enExample) 1992-05-13

Similar Documents

Publication Publication Date Title
KR940001251B1 (ko) 전압 제어회로
KR930007283B1 (ko) 공통 데이타선 바이어스 구성을 갖는 기억장치
US3995172A (en) Enhancement-and depletion-type field effect transistors connected in parallel
EP0410473B1 (en) Semiconductor integrated circuit
KR920006014B1 (ko) 입력버퍼 및 임계전압 증가방법
EP0134731A1 (en) Complementary logic integrated circuit
US4810969A (en) High speed logic circuit having feedback to prevent current in the output stage
KR900009192B1 (ko) 차동회로
US12283952B2 (en) Voltage level shifter with multi-step programmable high supply voltage and high supply voltage-dependent variable low supply and gate bias voltages
US4071784A (en) MOS input buffer with hysteresis
EP0350879B1 (en) Output buffer circuit of semiconductor integrated circuit
JPH06177665A (ja) 集積回路入力を所定状態にプルアップする回路
US4490632A (en) Noninverting amplifier circuit for one propagation delay complex logic gates
US4092548A (en) Substrate bias modulation to improve mosfet circuit performance
KR890004454B1 (ko) 논리회로
KR100291153B1 (ko) 스태틱램
JP2872058B2 (ja) 出力バッファ回路
JPS6051023A (ja) 論理レベル変換回路
EP0547333B1 (en) Semiconductor circuits
KR930009151B1 (ko) 화합물 반도체 논리회로와 바이폴라 트랜지스터회로 사이에 설치된 인터페이스 회로
US4571509A (en) Output circuit having decreased interference between output terminals
US5304870A (en) Source electrode-connected type buffer circuit having LDD structure and breakdown voltage protection
US4380707A (en) Transistor-transistor logic input buffer circuit with power supply/temperature effects compensation circuit
JPH06334480A (ja) 半導体集積回路
KR940006622B1 (ko) 논리레벨 변환용 버퍼회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20011024

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20021105

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20021105

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000