KR880701018A - 우물 자체 정렬 및 이온 이식 마스킹용의 이중층 포로레지스트 처리 방법 - Google Patents

우물 자체 정렬 및 이온 이식 마스킹용의 이중층 포로레지스트 처리 방법

Info

Publication number
KR880701018A
KR880701018A KR1019870700906A KR870700906A KR880701018A KR 880701018 A KR880701018 A KR 880701018A KR 1019870700906 A KR1019870700906 A KR 1019870700906A KR 870700906 A KR870700906 A KR 870700906A KR 880701018 A KR880701018 A KR 880701018A
Authority
KR
South Korea
Prior art keywords
pororesist
alignment
double layer
ion implant
well self
Prior art date
Application number
KR1019870700906A
Other languages
English (en)
Other versions
KR900007690B1 (ko
Inventor
구안 와이. 라아오
윌리엄 더블유 와이. 리
Original Assignee
휴우즈 에어크라프트 캄파니
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 휴우즈 에어크라프트 캄파니 filed Critical 휴우즈 에어크라프트 캄파니
Publication of KR880701018A publication Critical patent/KR880701018A/ko
Application granted granted Critical
Publication of KR900007690B1 publication Critical patent/KR900007690B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/951—Lift-off

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
KR1019870700906A 1986-02-10 1987-10-06 우물 자체 정렬 및 이온 이식 마스킹용의 이중층 포로레지스트 처리 방법 KR900007690B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/827,140 US4767721A (en) 1986-02-10 1986-02-10 Double layer photoresist process for well self-align and ion implantation masking
US827.140 1986-02-10

Publications (2)

Publication Number Publication Date
KR880701018A true KR880701018A (ko) 1988-04-13
KR900007690B1 KR900007690B1 (ko) 1990-10-18

Family

ID=25248412

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870700906A KR900007690B1 (ko) 1986-02-10 1987-10-06 우물 자체 정렬 및 이온 이식 마스킹용의 이중층 포로레지스트 처리 방법

Country Status (6)

Country Link
US (1) US4767721A (ko)
EP (1) EP0256030B1 (ko)
JP (1) JPS63502312A (ko)
KR (1) KR900007690B1 (ko)
DE (1) DE3675214D1 (ko)
WO (1) WO1987004857A1 (ko)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8710359D0 (en) * 1987-05-01 1987-06-03 Inmos Ltd Semiconductor element
US4925806A (en) * 1988-03-17 1990-05-15 Northern Telecom Limited Method for making a doped well in a semiconductor substrate
KR940009997B1 (ko) * 1991-05-03 1994-10-19 현대전자산업 주식회사 Cmos의 단차없는 두개의 웰 제조방법
KR0179116B1 (ko) * 1995-12-30 1999-03-20 구자홍 자가정렬형 티형 게이트 제조방법
JPH09246400A (ja) * 1996-03-02 1997-09-19 Yamaha Corp 半導体装置の製法
JP2000311870A (ja) * 1999-04-28 2000-11-07 Mitsubishi Electric Corp 半導体装置の製造方法
US6956348B2 (en) * 2004-01-28 2005-10-18 Irobot Corporation Debris sensor for cleaning apparatus
AUPQ980700A0 (en) * 2000-08-31 2000-09-21 Unisearch Limited Fabrication of nanoelectronic circuits
US20040070048A1 (en) * 2002-10-15 2004-04-15 Kwok Siang Ping Providing high precision resistance in an integrated circuit using a thin film resistor of controlled dimension
WO2004092831A2 (en) * 2003-04-09 2004-10-28 Rohm And Haas, Electronic Materials, L.L.C. Photoresists and methods for use thereof
US7229745B2 (en) * 2004-06-14 2007-06-12 Bae Systems Information And Electronic Systems Integration Inc. Lithographic semiconductor manufacturing using a multi-layered process
KR101301080B1 (ko) * 2008-03-17 2013-09-03 삼성전자주식회사 삼극 전계방출소자의 제조방법
US11588094B2 (en) 2017-09-18 2023-02-21 Google Llc Reducing junction resistance variation in two-step deposition processes

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1495186A (en) * 1976-08-11 1977-12-14 Plessey Co Ltd Electrical solid state devices
JPS5811512B2 (ja) * 1979-07-25 1983-03-03 超エル・エス・アイ技術研究組合 パタ−ン形成方法
US4435896A (en) * 1981-12-07 1984-03-13 Bell Telephone Laboratories, Incorporated Method for fabricating complementary field effect transistor devices
US4451971A (en) * 1982-08-02 1984-06-05 Fairchild Camera And Instrument Corporation Lift-off wafer processing
DE3314450A1 (de) * 1983-04-21 1984-10-25 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen
US4509991A (en) * 1983-10-06 1985-04-09 International Business Machines Corporation Single mask process for fabricating CMOS structure
US4578859A (en) * 1984-08-22 1986-04-01 Harris Corporation Implant mask reversal process
DE3584113D1 (de) * 1984-06-15 1991-10-24 Harris Corp Verfahren zum herstellen selbstjustierter bereiche in einem substrat.
BE900156A (fr) * 1984-07-13 1985-01-14 Itt Ind Belgium Procede pour superposer deux couches de vernis photosensibles positifs.
US4558508A (en) * 1984-10-15 1985-12-17 International Business Machines Corporation Process of making dual well CMOS semiconductor structure with aligned field-dopings using single masking step
JPS6197859A (ja) * 1984-10-18 1986-05-16 Matsushita Electronics Corp 相補型ｍｏｓ集積回路の製造方法

Also Published As

Publication number Publication date
WO1987004857A1 (en) 1987-08-13
DE3675214D1 (de) 1990-11-29
EP0256030B1 (en) 1990-10-24
KR900007690B1 (ko) 1990-10-18
US4767721A (en) 1988-08-30
EP0256030A1 (en) 1988-02-24
JPS63502312A (ja) 1988-09-01

Similar Documents

Publication Publication Date Title
FI942873A (fi) Menetelmä ja koostumus häiritsevien ionien naamioimiseksi
NO179531C (no) Fremgangsmåte for brönnbehandling
KR860004566A (ko) 표면 광 처리방법
ATE84224T1 (de) Desinfektionsverfahren sowie zusammensetzung dafuer.
NO167122C (no) Implanterbar kneprotese.
GB2171906B (en) Devices and methods for treating memory impairment
KR880002253A (ko) 기판 표면처리 방법 및 장치
DE3873847D1 (de) Behandlungsapparat und -verfahren.
KR900010865A (ko) 형광체 및 형광체의 표면처리방법
KR880701018A (ko) 우물 자체 정렬 및 이온 이식 마스킹용의 이중층 포로레지스트 처리 방법
AU567613B2 (en) Method for treatment of neoplasms.
IT8547565A0 (it) Metodo e dispositivo per idromassaggi
KR880701813A (ko) 캠축 및 캠축 제조방법
BR8502391A (pt) Tratamento de efluentes de cianeto-ferrocianeto
BR8502985A (pt) Composicao e processo para o tratamento de solo
DE3381624D1 (de) Mittel zur behandlung von wunden.
DK67683D0 (da) Fremgangsmade til fremstilling af 2,3-diaryl-5-halogen-thio-phener
KR880701558A (ko) 동맥경화증의 치료방법 및 치료용 기질 조성물
KR910008107A (ko) 형광체, 형광체의 표면처리방법 및 형광막의 제조방법
BR8502987A (pt) Composicao e processo para o tratamento de solo
DE3874638D1 (de) Behandlungsapparat und -verfahren.
DK131585A (da) Fremgangsmaade til behandling af glaukom
KR900011940A (ko) 폴리실록산으로 처리한 부드러운 티슈종이의 제조방법
BR8603350A (pt) Metodo e equipamento para o tratamento de couros em tambor
DE3873848D1 (de) Behandlungsapparat und -verfahren.

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19941007

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee