KR850000784A - Manufacturing Method of Semiconductor Device - Google Patents
Manufacturing Method of Semiconductor Device Download PDFInfo
- Publication number
- KR850000784A KR850000784A KR1019840003098A KR840003098A KR850000784A KR 850000784 A KR850000784 A KR 850000784A KR 1019840003098 A KR1019840003098 A KR 1019840003098A KR 840003098 A KR840003098 A KR 840003098A KR 850000784 A KR850000784 A KR 850000784A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor element
- lead frame
- lead
- semiconductor device
- manufacturing
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 6
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000011347 resin Substances 0.000 claims 4
- 229920005989 resin Polymers 0.000 claims 4
- 229910001111 Fine metal Inorganic materials 0.000 claims 1
- 239000000463 material Substances 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
내용 없음.No content.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 종래의 반도체장치의 횡단면도.1 is a cross-sectional view of a conventional semiconductor device.
제2도는 제1도의 요부 측단면도.2 is a side cross-sectional view of the main part of FIG.
제3도는 리이드프레임에의 반도체소자의 마운트상태를 표시한 평면도.3 is a plan view showing the mounting state of the semiconductor element on the lead frame.
Claims (1)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58119958A JPS6010632A (en) | 1983-06-29 | 1983-06-29 | Manufacture of semiconductor device |
JP58-119958 | 1983-06-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR850000784A true KR850000784A (en) | 1985-03-09 |
KR890002136B1 KR890002136B1 (en) | 1989-06-20 |
Family
ID=14774412
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019840003098A KR890002136B1 (en) | 1983-06-29 | 1984-06-04 | Semiconductor devices of making method |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS6010632A (en) |
KR (1) | KR890002136B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1247649B (en) * | 1990-10-31 | 1994-12-28 | Sgs Thomson Microelectronics | RESIN ENCAPSULATION PROCEDURE OF A POWER SEMICONDUCTOR DEVICE MOUNTED ON A HEAT SINK REMOVING THE WIRES FROM THE HEAT SINK THROUGH THE ACTION OF THE COUNTER-MOLD WHEN THE MOLD IS CLOSED |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS554913A (en) * | 1978-06-26 | 1980-01-14 | Hitachi Ltd | Resin molding method |
-
1983
- 1983-06-29 JP JP58119958A patent/JPS6010632A/en active Pending
-
1984
- 1984-06-04 KR KR1019840003098A patent/KR890002136B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR890002136B1 (en) | 1989-06-20 |
JPS6010632A (en) | 1985-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR890012380A (en) | Electronic device package and manufacturing method | |
KR950004495A (en) | Method of manufacturing semiconductor device, lead frame and semiconductor device | |
KR950009988A (en) | Resin-sealed semiconductor device | |
KR890015402A (en) | Semiconductor device and manufacturing method | |
GB1350215A (en) | Method of manufacturing an integrated circuit device | |
KR840007483A (en) | Semiconductor device and manufacturing method | |
MY105031A (en) | Resin-sealed type semiconductor device and method for manufacturing the same. | |
KR850000784A (en) | Manufacturing Method of Semiconductor Device | |
JPS5623765A (en) | Molded type electronic device | |
KR870009453A (en) | Resin Sealed Semiconductor Device | |
JPS5664445A (en) | Manufacture of semiconductor device | |
JPS55107252A (en) | Manufacture of semiconductor device | |
JPS57154863A (en) | Manufacture of resin sealing type electronic parts | |
JPS5732658A (en) | Resin sealing type semiconductor device with radiator plate | |
JPS6420630A (en) | Manufacture of semiconductor device | |
JPS5533058A (en) | Method of manufacturing diode | |
KR860007727A (en) | Sensor device and its manufacturing method and manufacturing device | |
JPS6450454A (en) | Manufacture of lead frame and semiconductor device | |
JPS5762549A (en) | Lead frame for resin-sealed semiconductor integrated circuit | |
JPS5710954A (en) | Semiconductor device | |
KR890016660A (en) | Leadframe | |
JPH0497535A (en) | Manufacture of semiconductor device | |
JPS5792840A (en) | Semiconductor assembling parts | |
KR890017801A (en) | Semiconductor devices | |
JPS56147453A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19950615 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |